# 5DV008 Computer Architecture Umeå University Department of Computing Science

Stephen J. Hegner

# Topic 4: The Processor

Part B: Pipelining Hazards

These slides are mostly taken verbatim, or with minor changes, from those prepared by

Mary Jane Irwin (www.cse.psu.edu/~mji)

of The Pennsylvania State University

[Adapted from Computer Organization and Design, 4<sup>th</sup> Edition, Patterson & Hennessy, © 2008, MK]

5DV008 20092411 t:4B sl:1

Hegner UU


# **Key to the Slides**

- The source of each slide is coded in the footer on the right side:
  - Irwin CSE331 = slide by Mary Jane Irwin from the course CSE331 (Computer Organization and Design) at Pennsylvania State University.
  - Irwin CSE431 = slide by Mary Jane Irwin from the course CSE431 (Computer Architecture) at Pennsylvania State University.
  - Hegner UU = slide by Stephen J. Hegner at Umeå University.

5DV008 20092411 t:4B sl:2

Hegner U


### Review: Why Pipeline? For Performance! Time (clock cycles) Once the pipeline is full, Inst 0 Reg one instruction s t r. is completed Inst 1 every cycle, so **CPI = 1** 0 Inst 2 r d Inst 3 IM Inst 4 Time to fill the pipeline Irwin CSE431 PSU 5DV008 20092411 t:4B sl:3





# Review: Can Pipelining Get Us Into Trouble?


- □ Yes: Pipeline Hazards
  - structural hazards: attempt to use the same resource by two different instructions at the same time
  - data hazards: attempt to use data before it is ready
     An instruction's source operand(s) are produced by a prior instruction still in the pipeline
  - control hazards: attempt to make a decision about program control flow before the condition has been evaluated and the new PC target address calculated
    - branch and jump instructions, exceptions
- □ Pipeline control must detect the hazard and then take action to resolve hazards

5DV008 20092411 t:4B sl:5 Irwin CSE431 PSU









# Data Forwarding (aka Bypassing)

- □ Take the result from the earliest point that it exists in any of the pipeline state registers and forward it to the functional units (e.g., the ALU) that need it that cycle
- □ For ALU functional unit: the inputs can come from any pipeline register rather than just from ID/EX by
  - adding multiplexors to the inputs of the ALU
  - connecting the Rd write data in EX/MEM or MEM/WB to either (or both) of the EX's stage Rs and Rt ALU mux inputs
  - adding the proper control hardware to control the new muxes
- Other functional units may need similar forwarding logic (e.g., the DM)
- □ With forwarding can achieve a CPI of 1 even in the presence of data dependencies

5DV008 20092411 t:4B sl:10

Irwin CSE431 PSU

# **Data Forwarding Control Conditions**

### **EX Forward Unit:**

```
if (EX/MEM.RegWrite and (EX/MEM.RegisterRd != 0)
and (EX/MEM.RegisterRd = ID/EX.RegisterRs))
       ForwardA = 10
if (EX/MEM.RegWrite
and (EX/MEM.RegisterRd != 0)
and (EX/MEM.RegisterRd = ID/EX.RegisterRt))
ForwardB = 10
```

### MEM Forward Unit:

```
if (MEM/WB.RegWrite
    (MEM/WB.RegisterRd != 0)
and
   (MEM/WB.RegisterRd = ID/EX.RegisterRs))
     ForwardA = 01
if (MEM/WB.RegWrite
and (MEM/WB.RegisterRd != 0)
    (MEM/WB.RegisterRd = ID/EX.RegisterRt)) of the ALU
and
     ForwardB = 01
```

Forwards the result from the second previous instr. to either input

Forwards the result from the

previous instr.

to either input


of the ALU

5DV008 20092411 t:4B sl:12


Irwin CSE431 PSU

Irwin CSE431 PSU


# Forwarding Illustration add \$1, IM sub \$4,\$1,\$5 0 IM and \$6,\$7,\$1 d e r EX forwarding MEM forwarding




5DV008 20092411 t:4B sl:13





```
Corrected Data Forwarding Control Conditions
  1. EX Forward Unit:
  if (EX/MEM.RegWrite
  and (EX/MEM.RegisterRd != 0)
                                                       Forwards the
  and (EX/MEM.RegisterRd = ID/EX.RegisterRs))
ForwardA = 10
                                                       result from the
                                                       previous instr.
  if (EX/MEM.RegWrite
                                                       to either input
  of the ALU
      MEM Forward Unit:
   if (MEM/WB.RegWrite
       (MEM/WB.RegisterRd != 0)
(EX/MEM.RegisterRd != ID/EX.RegisterRs)
   and
                                                       Forwards the
   and
       (MEM/WB.RegisterRd = ID/EX.RegisterRs))
                                                       result from the
          ForwardA = 01
                                                       previous or
                                                       second
   if (MEM/WB.RegWrite
  and (MEM/WB.RegisterRd != 0)
and (EX/MEM.RegisterRd != ID/EX.RegisterRt)
                                                       previous instr.
                                                       to either input
   and (MEM/WB.RegisterRd = ID/EX.RegisterRt))
    ForwardB = 01
                                                       of the ALU
                                                             Irwin CSE431 PSU
5DV008 20092411 t:4B sl:15
```





# 





# **Load-use Hazard Detection Unit**

- Need a Hazard detection Unit in the ID stage that inserts a stall between the load and its use
  - ID Hazard detection Unit:

if (ID/EX.MemRead
and ((ID/EX.RegisterRt = IF/ID.RegisterRs)
or (ID/EX.RegisterRt = IF/ID.RegisterRt)))
stall the pipeline


- □ The first line tests to see if the instruction now in the EX stage is a lw; the next two lines check to see if the destination register of the lw matches either source register of the instruction in the ID stage (the load-use instruction)
- After this one cycle stall, the forwarding logic can handle the remaining data hazards


5DV008 20092411 t:4B sl:21 Irwin CSE431 PSU

# **Hazard/Stall Hardware**

- □ Along with the Hazard Unit, we have to implement the stall
- Prevent the instructions in the IF and ID stages from progressing down the pipeline – done by preventing the PC register and the IF/ID pipeline register from changing
  - Hazard detection Unit controls the writing of the PC (PC.write) and IF/ID (IF/ID.write) registers
- □ Insert a "bubble" between the lw instruction (in the EX stage) and the load-use instruction (in the ID stage) (i.e., insert a noop in the execution stream)
  - Set the control bits in the EX, MEM, and WB control fields of the ID/EX pipeline register to 0 (noop). The Hazard Unit controls the mux that chooses between the real control values and the 0's.
- □ Let the lw instruction and the instructions after it in the pipeline (before it in the code) proceed normally down the pipeline

5DV008 20092411 t:4B sl:22 Irwin CSE431 F






# **Control Hazards**

- □ When the flow of instruction addresses is not sequential (i.e., PC = PC + 4); incurred by change of flow instructions
  - Unconditional branches (j, jal, jr)
  - Conditional branches (beq, bne)
  - Exceptions
- □ Possible approaches
  - Stall (impacts CPI)
  - Move decision point as early in the pipeline as possible, thereby reducing the number of stall cycles
  - Delay decision (requires compiler support)
  - Predict and hope for the best!
- Control hazards occur less frequently than data hazards, but there is nothing as effective against control hazards as forwarding is for data hazards

5DV008 20092411 t:4B sl:25

5DV008 20092411 t:4B sI:27

Irwin CSE431 PSU





# Jumps Incur One Stall □ Jumps not decoded until ID, so one flush is needed • To flush, set IF. Flush to zero the instruction field of the IF/ID pipeline register (turning it into a noop) Fix jump j hazard by waiting s t flush flush IM 0 target of j d e r □ Fortunately, jumps are very infrequent – only 3% of the SPECint instruction mix


# Two "Types" of Stalls

- Noop instruction (or bubble) inserted between two instructions in the pipeline (as done for load-use situations)
  - Keep the instructions earlier in the pipeline (later in the code) from progressing down the pipeline for a cycle ("bounce" them in place with write control signals)
  - Insert noop by zeroing control bits in the pipeline register at the appropriate stage
  - Let the instructions later in the pipeline (earlier in the code) progress normally down the pipeline
- □ Flushes (or instruction squashing) where an instruction in the pipeline is replaced with a noop instruction (as done for instructions located sequentially after j instructions)
  - Zero the control bits for the instruction to be flushed

5DV008 20092411 t:4B sl:28







# Another Way to "Fix" a Branch Control Hazard Move branch decision hardware back to as early in the pipeline as possible – i.e., during the decode cycle The pipeline as pipeline as possible – i.e., during the decode cycle The pipeline as possible – i.e., during the decode cycle The pipeline as pipeline as possible – i.e., during the decode cycle The pipeline

# Reducing the Delay of Branches

- □ Move the branch decision hardware back to the EX stage
  - Reduces the number of stall (flush) cycles to two
  - $\bullet$  Adds an and gate and a 2x1  ${\tt mux}$  to the EX timing path
- Add hardware to compute the branch target address and evaluate the branch decision to the ID stage
  - Reduces the number of stall (flush) cycles to one (like with jumps)
    - But now need to add forwarding hardware in ID stage
  - Computing branch target address can be done in parallel with RegFile read (done for all instructions – only used when needed)
  - Comparing the registers can't be done until after RegFile read, so comparing and updating the PC adds a mux, a comparator, and an and gate to the ID timing path
- □ For deeper pipelines, branch decision points can be even *later* in the pipeline, incurring more stalls

5DV008 20092411 t:4B sl:33 Irwin CSE431 PSU

### **ID Branch Forwarding Issues** □ MEM/WB "forwarding" add3 is taken care of by the MEM add2 \$3, normal RegFile write ΕX add1 \$4, before read operation ID beq • \$1,\$2,Loop IF ${\tt next\_seq\_instr}$ □ Need to forward from the WB add3 \$3, EX/MEM pipeline stage to MEM **\$1**, add2 \$4, \$1,\$2,Loop EX add1 the ID comparison ID beq • hardware for cases like İF next\_seq\_instr if (IDcontrol.Branch Forwards the and (EX/MEM.RegisterRd != 0) and (EX/MEM.RegisterRd = IF/ID.RegisterRs)) result from the second ForwardC = 1if (IDcontrol.Branch previous instr. and (EX/MEM.RegisterRd != 0) to either input and (EX/MEM.RegisterRd = IF/ID.RegisterRt)) of the compare ForwardD = 15DV008 20092411 t:4B sl:34

# ID Branch Forwarding Issues, con't

☐ If the instruction immediately before the branch produces one of the branch source operands, then a stall needs to be inserted (between the

WB add3 \$3,

MEM add2 \$4,

EX add1 \$1,

ID beq \$1,\$2,Loop


IF next\_seq\_instr

Irwin CSE431 PSU

beq and add1) since the EX stage ALU operation is occurring at the same time as the ID stage branch compare operation

- "Bounce" the beq (in ID) and next\_seq\_instr (in IF) in place (ID Hazard Unit deasserts PC.Write and IF/ID.Write)
- Insert a stall between the add in the EX stage and the beq in the ID stage by zeroing the control bits going into the ID/EX pipeline register (done by the ID Hazard Unit)
- If the branch is found to be taken, then flush the instruction currently in IF (IF.Flush)

5DV008 20092411 t:4B sl:35



# **Delayed Branches**

- If the branch hardware has been moved to the ID stage, then we can eliminate all branch stalls with delayed branches which are defined as always executing the next sequential instruction after the branch instruction the branch takes effect after that next instruction
  - MIPS compiler moves an instruction to immediately after the branch that is not affected by the branch (a safe instruction) thereby hiding the branch delay
- With deeper pipelines, the branch delay grows requiring more than one delay slot
  - Delayed branches have lost popularity compared to more expensive but more flexible (dynamic) hardware branch prediction
  - Growth in available transistors has made hardware branch prediction relatively cheaper

5DV008 20092411 t:4B sl:37

Irwin CSE431 PSU

### Scheduling Branch Delay Slots A. From before branch B. From branch target C. From fall through add \$1,\$2,\$3 add \$1,\$2,\$3 sub \$4,\$5,\$6 + if \$2=0 then if \$1=0 then delay slot delay slot add \$1,\$2,\$3 if \$1=0 then delay slot sub \$4,\$5,\$6 becomes becomes becomes . add \$1,\$2,\$3 if \$2=0 then if \$1=0 then add \$1,\$2,\$3 sub \$4,\$5,\$6 add \$1,\$2,\$3 sub \$4,\$5,\$6 □ A is the best choice, fills delay slot and reduces IC □ In B and C, the sub instruction may need to be copied, increasing IC

# Static Branch Prediction

□ In B and C, must be okay to execute sub when branch fails


- Resolve branch hazards by assuming a given outcome and proceeding without waiting to see the actual branch outcome
- Predict not taken always predict branches will not be taken, continue to fetch from the sequential instruction stream, only when branch is taken does the pipeline stall
  - If taken, flush instructions after the branch (earlier in the pipeline)
    - in IF, ID, and EX stages if branch logic in MEM three stalls
    - In IF and ID stages if branch logic in EX two stalls


in IF stage if branch logic in ID – one stall

- ensure that those flushed instructions haven't changed the machine state – automatic in the MIPS pipeline since machine state changing operations are at the tail end of the pipeline (MemWrite (in MEM) or RegWrite (in WB))
- restart the pipeline at the branch destination

5DV008 20092411 t:4B sl:39

Irwin CSE431 PSU





# **Branching Structures**

- Predict not taken works well for "top of the loop" branching structures
  - But such loops have jumps at the bottom of the loop to return to the top of the loop – and incur the jump stall overhead

□ Predict not taken doesn't work well for "bottom of the loop" branching structures

5DV008 20092411 t:4B sI:42

# Static Branch Prediction. con't

- Resolve branch hazards by assuming a given outcome and proceeding
- 1. Predict taken predict branches will always be taken
  - Predict taken always incurs one stall cycle (if branch destination hardware has been moved to the ID stage)
  - Is there a way to "cache" the address of the branch target instruction ??
- As the branch penalty increases (for deeper pipelines), a simple static prediction scheme will hurt performance. With more hardware, it is possible to try to predict branch behavior dynamically during program execution
- Dynamic branch prediction predict branches at runtime using run-time information

5DV008 20092411 t:4B sl:43

. .....

# **Dvnamic Branch Prediction**

- □ A branch prediction buffer (aka branch history table (BHT)) in the IF stage addressed by the lower bits of the PC, contains bit(s) passed to the ID stage through the IF/ID pipeline register that tells whether the branch was taken the last time it was executed
  - Prediction bit may predict incorrectly (may be a wrong prediction for this branch this iteration or may be from a different branch with the same low order PC bits) but that doesn't affect correctness, just performance
    - Branch decision occurs in the ID stage after determining that the fetched instruction is a branch and checking the prediction bit(s)
  - If the prediction is wrong, flush the incorrect instruction(s) in pipeline, restart the pipeline with the right instruction, and invert the prediction bit(s)
    - A 4096 bit BHT varies from 1% misprediction (nasa7, tomcatv) to 18% (eqntott)

5DV008 20092411 t:4B sl:4

Irwin CSE431 PSU

# **Branch Target Buffer**

- □ The BHT predicts *when* a branch is taken, but does not tell *where* its taken to!
  - A branch target buffer (BTB) in the IF stage caches the branch target address, but we also need to fetch the next sequential instruction. The prediction bit in IF/ID selects which "next" instruction will be loaded into IF/ID at the next clock edge
    - Would need a two read port instruction memory
  - Or the BTB can cache the branch taken instruction while the instruction memory is fetching the next sequential instruction



If the prediction is correct, stalls can be avoided no matter which direction they go

5DV008 20092411 t:4B sI:45

# 1-bit Prediction Accuracy

- □ A 1-bit predictor will be incorrect twice when not taken
  - Assume predict\_bit = 0 to start (indicating branch not taken) and loop control is at the bottom of the loop code
  - First time through the loop, the predictor mispredicts the branch since the branch is taken back to the top of the loop; invert prediction bit (predict\_bit = 1)
  - 2. As long as branch is taken (looping), prediction is correct
  - Exiting the loop, the predictor again mispredicts the branch since this time the branch is not taken falling out of the loop; invert prediction bit (predict\_bit = 0)
- □ For 10 times through the loop we have a 80% prediction accuracy for a branch that is taken 90% of the time


5DV008 20092411 t:4B sl:46

Loop: 1\* loop instr 2\* loop instr

last loop instr bne \$1,\$2,Loop fall out instr

# 2-bit Predictors

A 2-bit scheme can give 90% accuracy since a prediction must be wrong twice before the prediction bit is changed




Irwin CSE431 PSU

# 2-bit Predictors

5DV008 20092411 t:4B sl:47

A 2-bit scheme can give 90% accuracy since a prediction must be wrong twice before the prediction bit is changed



_			_		
	lin a	with	Exce	n m ti	ODE
1100		wiii			

- Exceptions (aka interrupts) are just another form of control hazard. Exceptions arise from
  - R-type arithmetic overflow
  - Trying to execute an undefined instruction
  - An I/O device request
  - An OS service request (e.g., a page fault, TLB exception)
  - A hardware malfunction
- ☐ The pipeline has to stop executing the offending instruction in midstream, let all prior instructions complete, flush all following instructions, set a register to show the cause of the exception, save the address of the offending instruction, and then jump to a prearranged address (the address of the exception handler code)
- ☐ The software (OS) looks at the cause of the exception and "deals" with it

5DV008 20092411 t:4B sl:49

Irwin CSE431 PSU

# Two Types of Exceptions

- □ Interrupts asynchronous to program execution
  - caused by external events
  - may be handled between instructions, so can let the instructions currently active in the pipeline complete before passing control to the OS interrupt handler
  - simply suspend and resume user program
- □ Traps (Exception) synchronous to program execution
  - caused by internal events
  - condition must be remedied by the trap handler for that instruction, so much stop the offending instruction midstream in the pipeline and pass control to the OS trap handler
  - the offending instruction may be retried (or simulated by the OS) and the program may continue or it may be aborted

5DV008 20092411 t:4B sl:50

Irwin CSE431 PSU

# Where in the Pipeline Exceptions Occur




Stage(s)?


Synchronous?


- Arithmetic overflow
- Undefined instruction
- □ TLB or page fault
- □ I/O service request
- Hardware malfunction

5DV008 20092411 t:4B sI:51

•		








# Additions to MIPS to Handle Exceptions

- Cause register (records exceptions) hardware to record in Cause the exceptions and a signal to control writes to it (CauseWrite)
- □ EPC register (records the addresses of the offending instructions) – hardware to record in EPC the address of the offending instruction and a signal to control writes to it (EPCWrite)
  - Exception software must match exception to instruction
- A way to load the PC with the address of the exception handler
  - Expand the PC input mux where the new input is hardwired to the exception handler address - (e.g., 8000 0180<sub>ls</sub> for arithmetic overflow)
- A way to flush offending instruction and the ones that follow it

5DV008 20092411 t:4B sl:55

rwin CSE431 PSI



# Summary

- All modern day processors use pipelining for performance (a CPI of 1 and fast a CC)
- Pipeline clock rate limited by slowest pipeline stage so designing a balanced pipeline is important
- Must detect and resolve hazards
  - Structural hazards resolved by designing the pipeline correctly
  - Data hazards
    - Stall (impacts CPI)
    - Forward (requires hardware support)
  - Control hazards put the branch decision hardware in as early a stage in the pipeline as possible
    - Stall (impacts CPI)
    - Delay decision (requires compiler support)
  - Static and dynamic prediction (requires hardware support)
- □ Pipelining complicates exception handling

5DV008 20092411 t:4B sl:57

-	
_	
-	
-	
-	
_	
_	
-	
-	
-	
_	
_	
-	
-	
_	
_	
-	
-	