

---

**5DV008**  
**Computer Architecture**  
**Umeå University**  
**Department of Computing Science**

Stephen J. Hegner

**Topic 2: Instructions**

**Part B: Numbers and Shifting**

These slides are mostly taken verbatim, or with minor changes,  
from those prepared by

Mary Jane Irwin ([www.cse.psu.edu/~mji](http://www.cse.psu.edu/~mji))

of The Pennsylvania State University

[Adapted from *Computer Organization and Design, 4<sup>th</sup> Edition*,  
Patterson & Hennessy, © 2008, MK]

5DV008 20101011 t2B sl:1

Hegner UU

---

---

---

---

---

---

---

---

---

---

**Key to the Slides**

□ The source of each slide is coded in the footer on the right side:

- Irwin CSE331 PSU = slide by Mary Jane Irwin from the course CSE331 (Computer Organization and Design) at Pennsylvania State University.
- Irwin CSE431 PSU = slide by Mary Jane Irwin from the course CSE431 (Computer Architecture) at Pennsylvania State University.
- Hegner UU = slide by Stephen J. Hegner at Umeå University.

5DV008 20101011 t2B sl:2

Hegner UU

---

---

---

---

---

---

---

---

---

---

**Review: MIPS Arithmetic Instructions**

□ MIPS assembly language arithmetic statements

$dst \leftarrow src1 \text{ op } src2$

add \$t0, \$s1, \$s2


sub \$t0, \$s1, \$s2

□ The operands (\$t0, \$s1, \$s2) are contained in the datapath's **register file** which contains thirty-two 32-bit registers

● Two read ports

● One write port

which takes ~ 1/2 clock cycle to read from or write to



5DV008 20101011 t2B sl:3

Irwin CSE331 PSU

---

---

---

---

---

---


---

---

---

---

## Inside the Register File



SDV008 20101011 t2B s1.4

Irwin CSE331 PSU

---

---

---

---


---

---

---

---

## Inside the Register File



SDV008 20101011 t2B s1.5

Irwin CSE331 PSU

---

---

---

---

---

---

---

---

## Binary Numbers

- Binary digit – bit – can be one of two values, 0 or 1
- To convert from a binary number to decimal just
 
$$\dots d_3 d_2 d_1 d_0 = \dots + d_3 \times 2^3 + d_2 \times 2^2 + d_1 \times 2^1 + d_0 \times 2^0$$
- Convert  $11011_{\text{two}}$  to decimal
- Convert  $52_{\text{ten}}$  to binary

SDV008 20101011 t2B s1.6

Irwin CSE331 PSU

---

---

---

---

---

---

---

---











## Operating on Fields of Bits in a Word

- It is useful to be able to operate on fields or bits within a word or even on individual bits
  - Is the word even or odd ?
  - What is the value of the second byte of the word ?
  - Counting the number of one's in a word
  - Checking to see if the ASCII character for CR (carriage return) exists within a word
- For this we need to have
  - Operations which can isolate a bit or set of bits within a word
    - e.g., zero out all of the bits except the LSB and then look to see if the resulting value is 0 (even) or 1 (odd)
  - Operations which can shift the bit(s) of interest to one end of the word (packing and unpacking)
    - e.g., zero out all of the bits except in the second byte then shift that byte to the far right of the word

---

---

---

---

---

---

---

---

---

---


## MIPS-32 Shift Operations

- Shifts move all the bits in a word left or right by a specified amount

`sll $t2, $s0, 8    # $t2 = $s0 << 8 bits`

`srl $t2, $s0, 8    # $t2 = $s0 >> 8 bits`

- Instruction Format (R format)



- Such shifts are called **logical** (notice the trailing `l` in the op mnemonic) because they fill with **zeros**
- The 5-bit shamt field is just large enough to specify a value which can shift a 32-bit value **31 bit positions**

---

---

---

---

---

---

---

---


---

---

## One More Shift Operation

- An arithmetic shift (`sra`) must maintain the arithmetic correctness of the shifted value (i.e., a number shifted right one bit should be  $\frac{1}{2}$  of its original value; a number shifted left one bit should be 2 times its original value)
  - `sra` copies the MSB bit (sign bit) as the bit shifted in
  - `srl` shifts in zeros to the MSB
  - `sll` shifts in zeros to the LSB so it also works for arithmetic left shifts for two's complement (so there is **no** need for a `sla`)

`sra $t2, $s0, 8    # $t2 = $s0 >> 8 bits`




---

---

---

---

---

---

---

---

---

---



### Shift Examples and Decimal Equivalents

- Consider shifting the value  $6 = 00 \dots 00110_{\text{two}}$ 
  - One bit to the left (so `sll`)
  - One bit to the right, arithmetic (so `sra`)
  - One bit to the right, logical (so `srl`)
- Now consider shifting the value  $-6 = 11 \dots 11010_{\text{two}}$ 
  - One bit to the left (so `sll`)
  - One bit to the right, arithmetic (so `sra`)
  - One bit to the right, logical (so `srl`)

---

---

---

---

---

---

---

---

---

---

### Shift Examples and Decimal Equivalents

- Consider shifting the value  $6_{\text{ten}} = 00 \dots 00110_{\text{two}}$ 
  - One bit to the left (so `sll`)  
 $00 \dots 01100_{\text{two}} = 12_{\text{ten}}$
  - One bit to the right, arithmetic (so `sra`)  
 $00 \dots 00011_{\text{two}} = 3_{\text{ten}}$
  - One bit to the right, logical (so `srl`)  
 $00 \dots 00011_{\text{two}} = 3_{\text{ten}}$
- Now consider shifting the value  $-6 = 11 \dots 11010_{\text{two}}$ 
  - One bit to the left (so `sll`)  
 $11 \dots 10100_{\text{two}} = -12_{\text{ten}}$
  - One bit to the right, arithmetic (so `sra`)  
 $11 \dots 11101_{\text{two}} = -3_{\text{ten}}$
  - One bit to the right, logical (so `srl`)  
 $01 \dots 11101_{\text{two}}$

---

---

---

---

---

---

---

---

---


---

### MIPS Logical Operations

- There are also a number of **bit-wise** logical operations in the MIPS-32 ISA


`and $t0, $t1, $t2 # $t0 = $t1 & $t2`  
`or $t0, $t1, $t2 # $t0 = $t1 | $t2`  
`nor $t0, $t1, $t2 # $t0 = ~( $t1 | $t2 )`

- Instruction Format (R format)



`andi $t0, $t1, 0xff00 # $t0 = $t1 & ff00`  
`ori $t0, $t1, 0xff00 # $t0 = $t1 | ff00`

- Instruction Format (I format)



`andi`

---

---

---

---

---

---

---

---

---

---

### Logical Operations in Action

- Logical operations operate on individual bits of the operand.  
\$t2 = 0...0 0000 1101 0000  
\$t1 = 0...0 0011 1100 0000

and \$t0, \$t1, \$t2 \$t0 =

or \$t0, \$t1 \$t2 \$t0 =

nor \$t0, \$t1, \$t2 \$t0 =

xor \$t0, \$t1, \$t2 \$t0 =

---

---

---

---

---

---

---

---

### Logic Operations

- Logic operations operate on individual bits of the operand.  
\$t2 = 0...0 0000 1101 0000  
\$t1 = 0...0 0011 1100 0000

and \$t0, \$t1, \$t2 \$t0 =

or \$t0, \$t1 \$t2 \$t0 = 0...0 0000 1100 0000

nor \$t0, \$t1, \$t2 \$t0 = 0...0 0011 1101 0000

xor \$t0, \$t1, \$t2 \$t0 = 1...1 1100 0010 1111

0...0 0011 0001 0000

---

---

---

---

---

---

---

---

### Uses of Logical Operations

- and can apply a bit pattern to a set of bits to force zeros where there is a 0 in the bit pattern. The bit pattern is called a **mask**, since it "conceals" the bits it is zeroing out.
- Nor is often used to **invert** the bits of a single operand  
nor \$t1, \$t1, \$zero
- Along with sll and slr, and and or are used to **insert** and **extract sub-fields** within a 32-bit word
- The full instruction set also include xor

---

---

---

---

---


---

---

---

### Coding Practice #1

- Give the shortest sequence of MIPS instructions that can extract the bits in \$s3 - from bit location 5 to bit location 22 - and place them in register \$t0



---

---

---

---

---


---

---

---

### Coding Practice #1

- Give the shortest sequence of MIPS instructions that can extract the bits in \$s3 - from bit location 5 to bit location 22 - and place them in register \$t0



```
Snip:  sll $t0, $s3, 9
       srl $t0, $t0, 14
```

---

---

---

---

---

---

---

---

### Coding Practice #2

- Write the MIPS code loop that counts the number of bits that are 1 in \$s3 and leaves that count in \$t1

---

---

---

---

---

---

---

---

## Coding Practice #2

- Write the MIPS code loop that counts the number of bits that are 1 in \$s3 and leaves the count in \$t1

```

        addi $t3, $zero, 32
        add  $t2, $zero, $zero
        add  $t1, $zero, $zero
Loop:   add  $t0, $s3, $zero
        sll $t0, $t0, 31
        beq $t0, $zero, Even
        addi $t1, $t1, 1
Even:   addi $t2, $t2, 1
        beq $t2, $t3, Exit
        srl $s3, $s3, 1
        j   Loop
Exit:   . . .
    
```

SDV008 20101011 t2B st:34

Irwin CSE331 PSU

---

---

---

---

---

---

---

---

---

---

---

---

## Review: MIPS Instructions, so far

Category	Instr	OpC	Example	Meaning
Arithmetic (R & I format)	add	0 & 20	add \$s1, \$s2, \$s3	\$s1 = \$s2 + \$s3
	subtract	0 & 22	sub \$s1, \$s2, \$s3	\$s1 = \$s2 - \$s3
	add immediate	08	addi \$s1, \$s2, 4	\$s1 = \$s2 + 4
	shift left logical	0 & 00	sll \$s1, \$s2, 4	\$s1 = \$s2 << 4 (fill with 0's)
	shift right logical	0 & 02	srl \$s1, \$s2, 4	\$s1 = \$s2 >> 4 (fill with 0's)
	shift right arithmetic	0 & 03	sra \$s1, \$s2, 4	\$s1 = \$s2 >> 4 (fill with sign bit)
	and	0 & 24	and \$s1, \$s2, \$s3	\$s1 = \$s2 & \$s3
	or	0 & 25	or \$s1, \$s2, \$s3	\$s1 = \$s2   \$s3
	nor	0 & 27	nor \$s1, \$s2, \$s3	\$s1 = not (\$s2   \$s3)
	and immediate	0c	and \$s1, \$s2, ff00	\$s1 = \$s2 & 0xff00
or immediate	0d	or \$s1, \$s2, ff00	\$s1 = \$s2   0xff00	
Data transfer (I format)	load word	23	lw \$s1, 100(\$s2)	\$s1 = Memory(\$s2+100)
	store word	2b	sw \$s1, 100(\$s2)	Memory(\$s2+100) = \$s1

SDV008 20101011 t2B st:35

Irwin CSE331 PSU

---

---

---

---

---

---

---

---


---

---

---

---

## Review: Addressing Modes, so far



SDV008 20101011 t2B st:36

Irwin CSE331 PSU

---

---

---

---

---

---

---

---

---

---

---

---

