

---

**5DV008**  
**Computer Architecture**  
**Umeå University**  
**Department of Computing Science**

Stephen J. Hegner

**Topic 1: Introduction**

These slides are mostly taken verbatim, or with minor changes, from those prepared by

Mary Jane Irwin ([www.cse.psu.edu/~mji](http://www.cse.psu.edu/~mji))

of The Pennsylvania State University

[Adapted from *Computer Organization and Design, 4<sup>th</sup> Edition*,  
Patterson & Hennessy, © 2008, MK]

---

---

---

---

---

---

---

---

---

---

---

**Key to the Slides**

□ The source of each slide is coded in the footer on the right side:

- **Irwin CSE331** = slide by Mary Jane Irwin from the course CSE331 (Computer Organization and Design) at Pennsylvania State University.
- **Irwin CSE431** = slide by Mary Jane Irwin from the course CSE431 (Computer Architecture) at Pennsylvania State University.
- **Hegner UU** = slide by Stephen J. Hegner at Umeå University.

---

---

---

---

---

---

---

---

---

---

---

**Quote for the Day**

“I got the idea for the mouse while attending a talk at a computer conference. The speaker was so boring that I started daydreaming and hit upon the idea.”

Doug Engelbart

[http://en.wikipedia.org/wiki/Douglas\\_Engelbart](http://en.wikipedia.org/wiki/Douglas_Engelbart)

---

---

---

---

---

---

---

---

---

---



## Technology scaling road map (ITRS)

Year	2004	2006	2008	2010	2012
Feature size (nm)	90	65	45	32	22
Intg. Capacity (BT)	2	4	6	16	32

### Fun facts about 45nm transistors


- 30 million can fit on the head of a pin
- You could fit more than 2,000 across the width of a human hair
- If car prices had fallen at the same rate as the price of a single transistor has since 1968, a new car today would cost about 1 cent

SDV008 20091107 ch:01 sl:7

Inwin CSE431 PSU

## Another Example of Moore's Law Impact

DRAM capacity growth over 3 decades




11/23/09

SDV008 20091107 ch:01 sl:8

Inwin CSE431 PSU

## But What Happened to Clock Rates and Why?



11/23/09

SDV008 20091107 ch:01 sl:9

Inwin CSE431 PSU

## A Sea Change is at Hand

- The power challenge has forced a change in the design of microprocessors
  - Since 2002 the rate of improvement in the response time of programs on desktop computers has slowed from a factor of 1.5 per year to less than a factor of 1.2 per year
- As of 2006 all desktop and server companies are shipping microprocessors with multiple processors – cores – per chip

Product	AMD Barcelona	Intel Nehalem	IBM Power 6	Sun Niagara 2
Cores per chip	4	4	2	8
Clock rate	2.5 GHz	~2.5 GHz?	4.7 GHz	1.4 GHz
Power	120 W	~100 W?	~100 W?	94 W

- Plan of record is to double the number of cores per chip per generation (about every two years)

11/23/09

10

SDV008 20091107 ch:01 sl:10

Irwin CSE431 PSU

---

---

---

---

---

---


---

---

---

---

## AMD's Barcelona Multicore Chip



- Four out-of-order cores on one chip
- 1.9 GHz clock rate
- 65nm technology
- Three levels of caches (L1, L2, L3) on chip
- Integrated Northbridge

1

11

SDV008 20091107 ch:01 sl:11 <http://www.techwarelabs.com/reviews/processors/barcelona/>

Irwin CSE431 PSU

---

---

---

---

---

---

---

---

---

---

## Performance Metrics

- Purchasing perspective
  - given a collection of machines, which has the
    - best performance ?
    - least cost ?
    - best cost/performance?
- Design perspective
  - faced with design options, which has the
    - best performance improvement ?
    - least cost ?
    - best cost/performance?
- Both require
  - basis for comparison
  - metric for evaluation
- Our goal is to understand what factors in the architecture contribute to overall system performance and the relative importance (and cost) of these factors

11/23/09

12

SDV008 20091107 ch:01 sl:12

Irwin CSE431 PSU

---

---

---

---

---

---

---

---

---

---

## Throughput versus Response Time

- Response time (execution time) – the time between the start and the completion of a task
  - Important to individual users
- Throughput (bandwidth) – the total amount of work done in a given time
  - Important to data center managers
  
- Will need different performance metrics as well as a different set of applications to benchmark **embedded** and **desktop** computers, which are more focused on response time, versus **servers**, which are more focused on throughput

11/23/09

13

SDV008 20091107 ch:01 sl:13

Irwin CSE431 PSU

---

---

---

---

---

---

---

---

## Defining (Speed) Performance

- To maximize performance, need to **minimize** execution time

$$\text{performance}_x = 1 / \text{execution\_time}_x$$

If X is n times faster than Y, then

$$\frac{\text{performance}_x}{\text{performance}_y} = \frac{\text{execution\_time}_y}{\text{execution\_time}_x} = n$$

- Decreasing response time almost always improves throughput

11/23/09

14

SDV008 20091107 ch:01 sl:14

Irwin CSE431 PSU

---

---

---

---

---

---

---

---

## A Relative Performance Example

- If computer A runs a program in 10 seconds and computer B runs the same program in 15 seconds, how much faster is A than B?

11/23/09

15

SDV008 20091107 ch:01 sl:15

Irwin CSE431 PSU

---

---

---

---

---

---

---

---

## A Relative Performance Example

- If computer A runs a program in 10 seconds and computer B runs the same program in 15 seconds, how much faster is A than B?

We know that A is n times faster than B if

$$\frac{\text{performance}_A}{\text{performance}_B} = \frac{\text{execution\_time}_B}{\text{execution\_time}_A} = n$$

The performance ratio is  $\frac{15}{10} = 1.5$

So A is 1.5 times as fast as B.

11/23/09

16

SDV008 20091107 ch.01 sl:16

Irwin CSE431 PSU

---

---

---

---

---

---

---

---

## Performance Factors

- CPU execution time (CPU time) – time the CPU spends working on a task
  - Does not include time waiting for I/O or running other programs

CPU execution time = # CPU clock cycles for a program x clock cycle

or

CPU execution time =  $\frac{\text{\# CPU clock cycles for a program}}{\text{clock rate}}$

- Can improve performance by reducing either the **length of the clock cycle** or the **number of clock cycles required for a program**

11/23/09

17

SDV008 20091107 ch.01 sl:17

Irwin CSE431 PSU

---

---

---

---

---

---


---

---

## Review: Machine Clock Rate

- Clock rate (clock cycles per second in MHz or GHz) is inverse of clock cycle time (clock period)

$$CC = 1 / CR$$



- 10 nsec clock cycle => 100 MHz clock rate
- 5 nsec clock cycle => 200 MHz clock rate
- 2 nsec clock cycle => 500 MHz clock rate
- 1 nsec (10<sup>9</sup>) clock cycle => 1 GHz (10<sup>9</sup>) clock rate
- 500 psec clock cycle => 2 GHz clock rate
- 250 psec clock cycle => 4 GHz clock rate
- 200 psec clock cycle => 5 GHz clock rate

11/23/09

18

SDV008 20091107 ch.01 sl:18

Irwin CSE431 PSU

---

---

---

---

---

---

---

---

### Improving Performance Example

- A program runs on computer A with a 2 GHz clock in 10 seconds. What clock rate must a computer B run at to run this program in 6 seconds? Unfortunately, to accomplish this, computer B will require 1.2 times as many clock cycles as computer A to run the program.

11/23/09

19

---

---

---

---

---

---

---

---

### Improving Performance Example

- A program runs on computer A with a 2 GHz clock in 10 seconds. What clock rate must computer B run at to run this program in 6 seconds? Unfortunately, to accomplish this, computer B will require 1.2 times as many clock cycles as computer A to run the program.

$$\text{CPU time}_A = \frac{\text{CPU clock cycles}_A}{\text{clock rate}_A}$$

$$\begin{aligned} \text{CPU clock cycles}_A &= 10 \text{ sec} \times 2 \times 10^9 \text{ cycles/sec} \\ &= 20 \times 10^9 \text{ cycles} \end{aligned}$$

$$\text{CPU time}_B = \frac{1.2 \times 20 \times 10^9 \text{ cycles}}{\text{clock rate}_B}$$

$$\text{clock rate}_B = \frac{1.2 \times 20 \times 10^9 \text{ cycles}}{6 \text{ seconds}} = 4 \text{ GHz}$$

11/23/09

20

---

---

---

---

---

---

---

---

### Clock Cycles per Instruction

- Not all instructions take the same amount of time to execute
  - One way to think about execution time is that it equals the number of instructions executed multiplied by the average time per instruction

$$\begin{aligned} \# \text{ CPU clock cycles for a program} &= \# \text{ Instructions for a program} \times \text{Average clock cycles per instruction} \end{aligned}$$

- Clock cycles per instruction (CPI) – the average number of clock cycles each instruction takes to execute

- A way to compare two different implementations of the same ISA

	CPI for this instruction class		
	A	B	C
CPI	1	2	3

11/23/09

21

---

---

---

---

---

---

---

---

### Using the Performance Equation

- Computers A and B implement the same ISA. Computer A has a clock cycle time of 250 ps and an effective CPI of 2.0 for some program and computer B has a clock cycle time of 500 ps and an effective CPI of 1.2 for the same program. Which computer is faster and by how much?

11/23/09

22

SDV008 20091107 ch:01 sl:22

Irwin CSE431 PSU

---

---

---

---

---

---

---

---

### Using the Performance Equation

- Computers A and B implement the same ISA. Computer A has a clock cycle time of 250 ps and an effective CPI of 2.0 for some program and computer B has a clock cycle time of 500 ps and an effective CPI of 1.2 for the same program. Which computer is faster and by how much?

Each computer executes the same number of instructions,  $I$ , so

$$\text{CPU time}_A = I \times 2.0 \times 250 \text{ ps} = 500 \times I \text{ ps}$$

$$\text{CPU time}_B = I \times 1.2 \times 500 \text{ ps} = 600 \times I \text{ ps}$$

Clearly, A is faster ... by the ratio of execution times

$$\frac{\text{performance}_A}{\text{performance}_B} = \frac{\text{execution\_time}_B}{\text{execution\_time}_A} = \frac{600 \times I \text{ ps}}{500 \times I \text{ ps}} = 1.2$$

11/23/09

23

SDV008 20091107 ch:01 sl:23

Irwin CSE431 PSU

---

---

---

---

---

---

---

---

### Effective (Average) CPI

- Computing the overall effective CPI is done by looking at the different types of instructions and their individual cycle counts and averaging

$$\text{Overall effective CPI} = \sum_{i=1}^n (\text{CPI}_i \times \text{IC}_i)$$

- Where  $\text{IC}_i$  is the count (percentage) of the number of instructions of class  $i$  executed
  - $\text{CPI}_i$  is the (average) number of clock cycles per instruction for that instruction class
  - $n$  is the number of instruction classes
- The overall effective CPI varies by instruction mix – a measure of the dynamic frequency of instructions across one or many programs

11/23/09

24

SDV008 20091107 ch:01 sl:24

Irwin CSE431 PSU

---

---

---

---

---

---

---

---



## THE Performance Equation

□ Our basic performance equation is then

$$\text{CPU time} = \text{Instruction\_count} \times \text{CPI} \times \text{clock\_cycle}$$

or

$$\text{CPU time} = \frac{\text{Instruction\_count} \times \text{CPI}}{\text{clock\_rate}}$$

□ These equations separate the **three key** factors that affect performance

- Can measure the CPU execution time by running the program
- The clock rate is usually given
- Can measure overall instruction count by using profilers/simulators without knowing all of the implementation details
- CPI varies by instruction type and ISA implementation for which we must know the implementation details

11/23/09

25

---

---

---

---

---

---

---

---

---

---

## Determinates of CPU Performance

$$\text{CPU time} = \text{Instruction\_count} \times \text{CPI} \times \text{clock\_cycle}$$

	Instruction_count	CPI	clock_cycle
Algorithm			
Programming language			
Compiler			
ISA			
Core organization			
Technology			

11/23/09

26

---

---

---

---

---

---

---

---

---

---

## Determinates of CPU Performance

$$\text{CPU time} = \text{Instruction\_count} \times \text{CPI} \times \text{clock\_cycle}$$

	Instruction_count	CPI	clock_cycle
Algorithm	X	X	
Programming language	X	X	
Compiler	X	X	
ISA	X	X	X
Core organization		X	X
Technology			X

11/23/09

27

---

---

---

---

---

---

---

---

---

---





