Cell DLA Algorithms

Fred Gustavson assisted by Lars Karlsson Umea Univ. || class May 16 & 21, 2007

Summary of these talks

- Part One
 - □ Briefly describe Cell Architecture
 - □ Matrix multiply on Cell
- Part Two
 Cholesky Factorization on Cell
- Part Three Gaussian Elimination : PA = LU on Cell
- All parts: recent work of Jack Dongarra's team
 Relate these works to work of the Umea team

Matrix Multiply on Cell : Part One

Fred Gustavson assisted by Lars Karlsson Umea Univ. || class May 16, 2007

Cell Architecture





Parallel Matrix-Matrix Multiply-1

- Cannon, 1967, Summa, 1993, 1997
 Pumma, 1994, ScaLapack, 1995 are examples that are still used today
- Rely on serial matrix multiply done on each node

Gemm operation done on sub-matrices

Good benchmark to evaluate a || machine

Programming Rules for Cell

Vectorize

- SPEs are vector units, scalar operations "promoted" to vector operations
- Keep data aligned
 - Optimizes memory transfers, important both for main memory and local store accesses
- Implement double-buffering
 - Hiding the reads and writes with concurrent computation crucial, doublebuffering one way to do that (compute with one buffer, communicate with the other)
- Improve data reuse
 - □ To reduce memory traffic, data which is brought into the local store should be reused aggressively
- Unroll loops
 - □ High register count on the SPEs combined with primitive branch predictions makes loop unrolling an attractive optimization

Parallel Matrix-Matrix Multiply - 2

- Matching Algorithm to Architecture is key
 Umea concurs
- Summa algorithm was chosen
- Natural choice is a block layout
 works equally well for a block-cyclic layout
- MPI and local computations easily overlapped
 Umea comment: not necessarily true

Parallel Matrix-Matrix Multiply - 3

- Summa algorithm of 1993 overlapped computation with communication
- Obtained perfect speed-up on a 512 node Intel Touchtone Delta Machine
- Showed how to hide all the communication cost in the computation
- Feature: peak performance for large matrices even when communication network is slow.

Summa on Cell - 1

- Atomic unit is a SB of order 64
- Each cell processor get rectangular matrix of SB's; Fig 4, p 10
- See Algorithm 1, p 10
 - \Box C = sum (i=1:n) (A_{*i} * B_{i*})
 - □ details given on next slide

The SUMMA Algorithm

Algorithm 1 SUMMA

- 1: for i = 1 to n/nb do
- 2: **if** I own A_{*i} **then**
- 3: Copy A_{*i} in *buf1*
- 4: Beast *buf1* to my proc row
- 5: **end if**
- 6: **if** I own B_{i*} **then**
- 7: Copy b_{i*} in buf2
- 8: Beast *buf2* to my proc column
- 9: **end if**

10:
$$C = C + buf1 * buf2$$

Summa on Cell - 2

- Performance modeled on p 12
- Overlap communication with computation
- Uses double buffering
- Time = max(t_{comm} , t_{comp}); equation (8)

Summa on Cell - 3

- Performance model very accurate; p 12-14
- Runs for t_{comp} < t_{comm} & t_{comp} > t_{comm}
 six SPE's per node; fig. 7 & fig. 8 right
 one SPE per node; fig. 8 left
- See page 15 top for explanations

Summa on Cell - 4

- High performance at low cost
- Serious limitations
 true for other processors
- Slow main memory
- Network interconnect
 out of balance with peak speed of each node
- Small main memory & slow d.p. arithmetic
- Programming paradigm
 simple & directly controllable architecture

End of Matrix Multiply on Cell

Cholesky Factorization on Cell : Part Two

Fred Gustavson assisted by Lars Karlsson Umea Univ. || class May 16 & 21, 2007

Cholesky Factorization on Cell

- Review paper by Kurzak, Buttari and Dongarra : Lapack Working Note 184
- Improvements and relation to Umea's research given

Motivation

- Goal is speed: SPE is 4x faster than PPE
 data movement halved
 twice the FMA power
- Cell has eight SPE and only one PPE
- Much larger register file
- Many other vendors have multi-core
- Shift away from ILP to TL ||

Abstract

- Cell is a pioneering architecture
- Effectively exploit single & double precision on Cell via iterative refinement
- Efficient parallelization of short SIMD
 mixed precision algorithm
 exploits fine grain parallelization
- Very good performance

Motivation continued

Need new paradigms

departure from the BLAS ||-ism concept
 more flexible ways of scheduling work

- Above is wrong
 - NDS and kernel level BLAS
 - \Box Umea work since 1998 will suffice

Related Work

- Pioneering work of Wilkinson, Moler, Stewart & later Higham & later still by Langou, et.al. on iterative refinement
- Paper by authors on LU = PA
- No mention of other work
 Umea research is quite relevant

Algorithm

- See next page
- SP Left Looking (LL) Cholesky factor gave better || code than traditional Right
 - Looking (RL) Cholesky
 - □ RL Cholesky has more stores in outer loops

Algorithm 1

Algorithm 1 Solution of a symmetric positive definite system of linear equations using mixed-precision iterative refinement based on Cholesky factorization. 1: $A_{(32)}, b_{(32)} \leftarrow A, b$ 2: $L_{(32)}$, $L_{(32)}^T \leftarrow \text{SPOTRF}^a(A_{(32)})$ 3: $x_{(32)}^{(1)} \leftarrow \text{SPOTRS}^{b}(L_{(32)}, L_{(32)}^{T}, b_{(32)})$ 4: $x^{(1)} \leftarrow x^{(1)}_{(32)}$ 5: repeat 6: $r^{(i)} \leftarrow b - Ax^{(i)}$ $r_{(32)}^{(i)} \leftarrow r^{(i)}$ $z_{(32)}^{(i)} \leftarrow \text{SPOTRS}^{b}(L_{(32)}, L_{(32)}^{T}, r_{(32)}^{(i)})$ $z^{(i)} \leftarrow z^{(i)}_{(32)}$ $x^{(i+1)} \leftarrow x^{(i)} + z^{(i)}$ 11: **until** $x^{(i)}$ is accurate enough ^aLAPACK name for Cholesky factorization ^bLAPACK name for symmetric back solve 64-bit representation is used in all cases where 32-bit representation is not indicated by a subscript.

Page 3

- An LL^T factorization
- DSPOSV
- Crout L formula shows that a left looking (LL) algorithm can have less stores

Implementation

- Essential Hardware features already covered
- See Part One of these lectures

Section 4.2

- The next slide gives a picture of the four BLAS kernel routines that work on Square Block Packed (SBP) data format
 - □ these fundamental ideas introduced by Umea research several years ago starting in 1997
- Use of tiling is given as a key to performance

□ claim not good unless tiles are in SBF

<section-header><equation-block><section-header>

Remarks

- In 1999 and many times later a paper on the A & A approach featuring NDS took the same approach for Cholesky factorization starting on the IBM Power 3 platform
- Tile kernels here were called BLAS kernels there

Section 4.2.1

- New code is LL Cholesky on sub-matrices of order 64
- MM is most important: SGEMM does O(N³) part of the flops
 - see previous lecture for reason; point made by Umea research several years ago in concert with using NDS
- SSYRK is MM on a symmetric matrix so half the operations can be saved by exploiting symmetry

Section 4.2.1 continued

- STRSM & SSYRK kernels consume O(N²) flops of the total O(N³) flops
- SPOTRF kernel consumes O(N) flops
 first time JD is using level 3 for factorization
 Umea has used factor kernels many times
- The four kernels use register blocking
 see Para1998 Super Scalar BLAS paper

4.2.1 continued

 Right & left looking first introduced in 1984 in SIAM review by Dongarra, Gustavson and Karp

Section 4.2.1 continued (p. 6)

- Typo on page 6: 4 (not 16) 4-element as Register Block (RB) has order 4
- Algorithm 2 uses a hardware feature of Cell; allows one to keep all RB in simple RM order
 - □ see MDC paper in Para 06
 - □ see steps 4 & 7 of Algorithm 2
 - □ Algorithm 2 can be simplified and run faster

Four BLAS kernels; Table 1, p. 5

Operation	BLAS / LAPACK Call			
$T \leftarrow T - A \times A^T$	cblas_ssyrk(CblasRowMajor, CblasLower, CblasNoTrans, 64, 64, 1.0, A, 64, 1.0, T, 64);			
$C \leftarrow C - B \times A^T$	cblas_sgemm(CblasRowMajor, CblasNoTrans, CblasTrans, 64, 64, 64, 1.0, B, 64, A, 64, 1.0, C, 64);			
$B \leftarrow B \times T^{-T}$ $(B = B/T^T)^a$	cblas_strsm(CblasRowMajor, CblasRight, CblasLower, CblasTrans, CblasNonUnit, 64, 64, 1.0, T, 64, B, 64);			
$T \leftarrow L \times L^T$	lapack_spotrf(lapack_lower, 64, trans(T), 64, &info); ^b			
^a using MATLAB notation				
b using LAPACK C inte	erface by R. Delmas and J. Langou,			
http://icl.cs.utk.edu/~delmas/lapwrapc.html				

Table 1: Single precision Cholesky tile kernels.

SSYRK kernel on page 5

Algorithm 2 SSYRK tile kernel $T \leftarrow T - A \times A^T$.

- 1: for j = 0 to 15 do
- 2: **for** i = 0 to j 1 **do**
- 3: Compute block [j,i]
- 4: Permute/reduce block [j,i]
- 5: end for
- 6: Compute block [j,j]
- 7: Permute/reduce block [j,j]
- 8: end for
- block is a 4×4 submatrix of tile T.

SSYRK kernel

- Use fusion
- Do extra ops on the diagonal block so all blocks are like gemm blocks
- Interleave as in the gemm kernel

SGEMM kernel on page 6

Algorithm 3 SGEMM tile kernel $C \leftarrow C - B \times A^T$

- 1: Compute block 0
- 2: for i = 1 to 127 do
- 3: Permute/reduce blk 2i-2 & compute blk 2i-1
 - Permute/reduce blk 2i 1 & compute blk 2i
- 5: end for

 Δ

- 6: Permute/reduce blk 254 & compute blk 255
- 7: Permute/reduce blk 255

blk is a 4×4 submatrix of tile C.

Remarks on SGEMM kernel

- Can overlap communication with computation
 - see Part One of this talk
- A hardware feature of Cell allows one to store a SB in RM order and permute it in the inner loop getting:

64 by 64 matrix as 16 by 16 matrix of 4 by 4 RB's.

STRSM kernel on page 6

Algorithm 4 STRSM tile kernel $B \leftarrow B \times T^{-T}$.

- 1: for j = 0 to 15 do
- 2: **for** i = 0 to j 1 **do**
- Apply block i towards block j
- 4: end for
- 5: Solve block j
- 6: end for

block is a $64{\times}4$ submatrix of tile B.

Remarks on STRSM kernel

- Made kernel perfectly parallel
- Introduced the need to transpose B matrices
- STRSM kernel lacks detail; step 3 and 5
- See some detail on page 6 of paper

More Remarks on STRSM kernel

- Store each diagonal block as full 4 by 4 matrix
 - \Box since T is symmetric, T = T^T
 - □ use new full T to avoid need of transposing B before and after each tile update



Remarks on SPOTRF

- Umea research has emphasized using level three factorization kernels
- Paper claims the usual way is to use level two factorization kernels
- NDS and kernel routines go hand in hand
- This is the A & A principle
- See earlier lecture where this point is made for DLA

Some Details on the Factor kernel

- Need to factor a 4 by 4 block
 recursion useful to see the processing
- Scaling or trsm
 store 4 by 4 diag. block in full format
 a block of B is in row format
- r4 = r4*(one/u44)
- r3 -= r4*u34; r2 -= r4*u24; r1 -= r4*u14

Factor kernel; trsm scaling

- r3 = r3*(one/u33)
- r2 -= r3*u23; r1 -= r3*u12
- r2 = r2*(one/u22)
- r1 -= r2*u12
- r1 = r1*(one/u11)



Factor kernel; overall

Possibly modify gemm kernel of Table 1 and use it for the syrk and gemm updates of the previous slide

Table 2 of page 7

Kernel	Source	Compilation	Object	Execution	Execution	Fraction	
Kernel	Code		Code	Time	Rate	of Peak	
	[LOC]		[KB]	$[\mu s]$	[Gflop/s]	[%]	
SSYRK	160	$spuxlc^a$ -O3	4.7	13.23	20.12	78	
SGEMM	330	$\operatorname{spu-gcc}^b$ -Os	9.0	22.78	23.01	90	
STRSM	310	$spuxlc^a$ -O3	8.2	16.47	15.91	62	
SPOTRF	340	$spu-gcc^b$ -O3	4.1	15.16	5.84	23	
aversion 1.0 (SDK 1.1) bversion 4.0.2 (toolchain 3.2 - SDK 1.1)							

Table 2: Performance of single precision Cholesky factorization tile kernels.

Remarks on Table 2

- SPOTRF kernel can be improved and kept simple
- See sketch of this on previous sides back

General Remarks on Kernels

- The authors seem to imply that the high performance obtained is remarkable for such small granularity. They attribute this occurrence to the Cell architecture and especially its register file and memory organization.
- The Umea group has observed the same results for other architectures and believe these results are due to NDS and use of kernel routines

Parallelization: Section 4.2.2

- Loading three tiles to do SGEMM stresses the bandwidth of Cell to much.
 - calculation shows three blocks require peak BW
- Simple blocking as in the first column of page 8 will reduce by .5 the bandwidth
- A 1-D row data layout is good for LL algorithms
- This necessitated some scheduling to improve load balancing
- See the next two figures for a picture description

Reducing BW by about half

- In syrk one SPE applies j 1 tiles left of T; tile T is read and written only once
- In gemm one SPE reads j 1 tiles of A & B and applies them to C; C is read once & then T can be read and applied before C is finally stored

Bad Load Balance on Last rows



Figure 2: Load imbalance caused by 1D processing.

A load balancing problem

- The last factorization stages of the LL code cannot be assigned
 also see Figure 4 Gantt chart
- For many processors and large memories a 2-d scheme would probably be required
- On page 9 in Section 4.2.3 a novel solution is proposed that reduces the present load unbalance to an acceptable level

Fig. 3, p. 8: Pipelining factorization



Figure 3: Pipelining of factorization steps.

Fix: Schedule more work for each factorization step

- Schedule extra work to any idle processor during any factorization step from upcoming steps of the factorization.
- See the above Figure 3 of page 8
- Needs dependency tracking
 - 2-d tracking with tracking duplicated on each SPE for fast checking

More on Scheduling

- Static schedule with cyclic distribution of work from the steps of the factorization
- Works well because SBF does away with non-deterministic phenomena like cache misses
 - □ use of SB format is crucial here
- See Gantt chart for a matrix of order 1024

Quantitative details of Gantt Chart ■ For N = 1024 there are n = 16 block steps sum S g 1 0 0 0 1 2 2 1 1 0 4 3 3 1 3 10 6 6 4 20 4 10 10 35 5 10 k CK2 CK2 CK3 CK+23 16 16 120 120 560 816

Gantt chart for A of order 1024



Figure 4: Execution chart of Cholesky factorization of a matrix of size 1024×1024 . Color scheme follows the one from Figure 1. Different shades of green correspond to odd and even steps of the factorization.

Section 4.2.3: Synchronization

- Dependencies
 - SSYRK and SGEMM cannot use A & B operands to update a C block unless they are factorized or completed
 - Any off diagonal block must be scaled to be completed; scaling requires that the associated diagonal block be completed
 - Any diagonal block must be factored to be completed

Synchronization continued

- Introduce a progress table
 standard idea
 - □ called a Directed Acyclic Graph (DAG);
- Duplicating the progress table on each SPE is a good idea
 - □ can be done via DMA at the byte level
 - small amount of traffic must be fast even though it covers up to some 64³ operations

Synchronization continued

- Page 9 top of second column
 Lars Karlsson's remark about MPI
- Second sentence; another usage of the A & A approach

4.2.4: More communication

- Must do dependency checks to pre-fetch
 if check fails just abort the pre-fetch.
 on failure and before processing one must
 - busy wait for a blocking send to complete
- Now see good overlap in Figure 5
 2nd row shows six syrks and 66 factor
 1st row, 2nd red is completion 5th trsm (10)

Section 4.2.4 Communication

- Double Buffering very important
 - eight buffers allow each operation to be buffered or pre-fetched; a use of A & A
 - see magnified Figure 5 of Figure 4 showing full overlap of comp. and comm.; four kernels allow this
 - blocks always read from memory to SPE or written from SPE to memory

4.2.4: More communication

Now see good overlap in Figure 5

 3rd row shows start of 6th trsm at 2nd red
 4th row shows seven syrks and 77 factor
 3rd row, 3rd red is completion 6th trsm (9)
 dark greens in middle show several 6 gemms
 light green in 8th row 5 gemms
 light greens to right are 7 gemms





Figure 6: Performance of single precision Cholesky factorization.

Performance: Section 4.2.5

See Figure 6 and Table 5

Table 3

Size	Gflop/s	% CELL Peak	% SGEMM Peak
512	92	45	50
640	113	55	62
1024	151	74	82
1280	160	78	87
1536	165	80	89
1664	166	81	90
2176	170	83	92
4096	175	85	95

Table 3: Selected performance points of single preci-sion Cholesky factorization.

Section 4.3 Refinement

- Steps 3 & 8 of Algorithm 1 are identical subroutine calls; this is a STRSV Blas 2 computation
- Step 6 is a DSYMV computation
 it is performed in parallel on all eight SPE's but using only slow DP arithmetic
- Usually memory bound; STRSV is
 DSYMV is not; it is borderline

Section 4.3.1 Triangular Solve

- Simple calculation shows only 6.25% of peak flops can be obtained
- No mention is made that L*y = b could be buried in the factorization
- Analysis showed a parallel version was required to exploit the peak BW of Cell

 another use of the A & A approach

4.3.1 continued

- Want to pipeline; overlap computation with computation
- Found a so-called sweet spot; number of SPE's was found to be four
- Did not define what continuous generation of traffic meant
- Page11, bottom of column one; a comment: why would change the good data structure in mid-stream just to do a level 2 operation
- Page 11, top of column two; very sketchy details given
- See Figure 7 for the data layout on four processors

Figure 7



Figure 7: Distribution of work in the triangular solve routine.

STRSV details

- Solve is done in-place: this is a requirement of STRSV
 - each part of b/x is read into its SPE at the start and is written out by SPE zero at the end
- The same progress table (aka dag) is used as in the short Cholesky factor code
- Performance is given in Figure 8
 - we see no reason why performance should differ; perhaps the matrix A is already partly in the SPE's for step 3 of Algorithm 1

4.3.2 Matrix Vector Product

- y <- y − A*x; y, x are vectors & A a matrix
 A is normal or transpose form
- Usually a memory bound operation in long precision
- An SPE does two DP FMA's in 7 cycles and so is 14 times slower than an SP FMA
- Achieves 82% of peak BW = 20.93 GB/s

Figure 8



4.3.2 Details

- See next slide for the layout of A on the 8 SPE's (column-wise)
- For each order 32 sub-matrix both A*x and A^T*x is computed
 - $\square\, sub-matrix\, A$ is not transposed & is read once
- Copies of x & y reside on all SPE's
- Figure 9 should describe 8 (not 4) SPE's



4.3.2 Remaks

- See Figure 10 for a performance graph
- Could use PPE to increase performance
 - A = B + C; column-wise concatenation ; y = u
 + v; compute u & v in || using PPE and SPE's and sum
 - 6.4 & 14.6 split gives 44% gain modulo BW considerations



Limitations

- Proof of concept prototype
- Order of A must be a multiple of 64
 could easily be any order
- No tests for overflow: DP to SP
- A is in full format in both SP & DP format
 could be in SBPF or RFP format
- No mention of CM to SB layout

Removal of Limitations

- Use SBP format or RFP format
 SBP format appeared as early as 1999
 RFP format appeared first in 2005
- If N is not a multiple of NB = 64 use LDA a multiple of 64 and pad the last off-diagonal blocks with zero and the last diagonal block with zeros and ones on the diagonal

Removal of Limitations continued

- One can start with standard column major format and transform in-place to SB format
 - □ see my earlier lectures on dimension theory and on fast block in-place transposition

Results and Discussion

- Fig. 11 gives performance of SPOTRF, SPOSV and DSPOSV
- Huge 16 MB pages used
- Well conditioned matrices used
 only two steps of iterative refinement needed
- Over 10x faster than a DP implementation

Figure 11



Figure 12 discussion

- Sony PlayStation 3 result
- Six SPE's and 256 KB memory & 16 MB pages gave 104 GFlops for 2048 order matrix at DP accuracy; 16% overhead

Figure 12



Figure 12: Performance of the mixed-precision algorithm versus the single precision algorithm on Sony PlayStation 3.

Conclusions

- High potential for DLA workloads
- A & A approaches give impressive DP accurate results using very fast SP and iterative refinement