# 5DV118 Computer Organization and Architecture Umeå University Department of Computing Science

Stephen J. Hegner

**Topic 3: Arithmetic** 

These slides are mostly taken verbatim, or with minor changes, from those prepared by

Mary Jane Irwin (www.cse.psu.edu/~mji)

of The Pennsylvania State University

[Adapted from Computer Organization and Design, 4th Edition, Patterson & Hennessy, © 2008, MK]

## Key to the Slides

- □ The source of each slide is coded in the footer on the right side:
  - Irwin CSE331 = slide by Mary Jane Irwin from the course CSE331 (Computer Organization and Design) at Pennsylvania State University.
  - Irwin CSE431 = slide by Mary Jane Irwin from the course CSE431 (Computer Architecture) at Pennsylvania State University.
  - Hegner UU = slide by Stephen J. Hegner at Umeå University.

5DV118 20121119 t:3 sl:2 Hegner UU

## Review: MIPS (RISC) Design Principles

#### Simplicity favors regularity

- fixed size instructions
- small number of instruction formats
- opcode always the first 6 bits

#### □ Smaller is faster

- limited instruction set
- limited number of registers in register file
- limited number of addressing modes


#### Make the common case fast

- arithmetic operands from the register file (load-store machine)
- allow instructions to contain immediate operands

#### Good design demands good compromises

three instruction formats

5DV008 20121119 t:3 sl:3 Irwin CSE331 PSU



5DV008 20121119 t:3 sl:4

## **Number Representations**

32-bit signed numbers (2's complement):


- Converting <32-bit values into 32-bit values</p>
  - copy the most significant bit (the sign bit) into the "empty" bits

sign extend versus zero extend (1b vs. 1bu)

## **MIPS Arithmetic Logic Unit (ALU)**

Must support the Arithmetic/Logic operations of the ISA

```
add, addi, addiu, addu A sub, subu
mult, multu, div, divu
sqrt B
and, andi, nor, or, ori, xor, xori
beg, bne, slt, slti, sltiu, sltu
```



#### With special handling for

- sign extend addi, addiu, slti, sltiu
- zero extend andi, ori, xori
- overflow detection add, addi, sub

5DV118 20121119 t:3 sl:6 Irwin CSE431 PSU


## **Dealing with Overflow**

- Overflow occurs when the result of an operation cannot be represented in 32-bits, i.e., when the sign bit contains a value bit of the result and not the proper sign bit
  - When adding operands with different signs or when subtracting operands with the same sign, overflow can *never* occur

Operation	Operand A	Operand B	Result indicating overflow
A + B	≥ 0	≥ 0	< 0
A + B	< 0	< 0	≥ 0
A - B	≥ 0	< 0	< 0
A - B	< 0	≥ 0	≥ 0

MIPS signals overflow with an exception (aka interrupt) – an unscheduled procedure call where the EPC contains the address of the instruction that caused the exception


5DV118 20121119 t:3 sl:7 Irwin CSE431 PSU



Irwin CSE431 PSU

## **But What about Performance?**

Critical path of n-bit ripple-carry adder is n\*CP




Design trick – throw hardware at it (Carry Lookahead)

5DV118 20121119 t:3 sl:9 Irwin CSE431 PSU


## **Multiply**

Binary multiplication is just a bunch of right shifts and adds




5DV118 20121119 t:3 sl:10 Irwin CSE431 PSU

# **Add and Right Shift Multiplier Hardware**



5DV118 20121119 t:3 sl:11 Irwin CSE431 PSU

## **Add and Right Shift Multiplier Hardware**



5DV118 20121119 t:3 sl:12 Irwin CSE431 PSU


## **MIPS Multiply Instruction**

Multiply (mult and multu) produces a double precision product

- Low-order word of the product is left in processor register loand the high-order word is left in register hi
- Instructions mfhi rd and mflo rd are provided to move the product to (user accessible) registers in the register file
- Multiplies are usually done by fast, dedicated hardware and are much more complex (and slower) than adders

## **Fast Multiplication Hardware**


Can build a faster multiplier by using a parallel tree of adders with one 32-bit adder for each bit of the multiplier at the base



#### **Division**

□ Division is just a *bunch* of quotient digit guesses and left shifts and subtracts


dividend = quotient x divisor + remainder



remainder


Irwin CSE431 PSU 5DV118 20121119 t:3 sl:15

## **Left Shift and Subtract Division Hardware**



5DV118 20121119 t:3 sl:16 Irwin CSE431 PSU

#### **Left Shift and Subtract Division Hardware**



5DV118 20121119 t:3 sl:17 Irwin CSE431 PSU

#### **MIPS Divide Instruction**

□ Divide (div and divu) generates the remainder in hi and the quotient in lo

- Instructions mfhi rd and mflo rd are provided to move the quotient and remainder to (user accessible) registers in the register file
- □ As with multiply, divide ignores overflow so software must determine if the quotient is too large. Software must also check the divisor to avoid division by 0.

## Representing Big (and Small) Numbers

■ What if we want to encode the approx. age of the earth?

or the weight in kg of one a.m.u. (atomic mass unit)

There is no way we can encode either of the above in a 32-bit integer.


- □ Floating point representation (-1)<sup>sign</sup> x F x 2<sup>E</sup>
  - Still have to fit everything in 32 bits (single precision)

s E	(exponent)	F (fraction)
1 bit	8 bits	23 bits

- The base (2, not 10) is hardwired in the design of the FPALU
- More bits in the fraction (F) or the exponent (E) is a trade-off between precision (accuracy of the number) and range (size of the number)

## **Exception Events in Floating Point**

- Overflow (floating point) happens when a positive exponent becomes too large to fit in the exponent field
- Underflow (floating point) happens when a negative exponent becomes too large to fit in the exponent field



- One way to reduce the chance of underflow or overflow is to offer another format that has a larger exponent field
  - Double precision takes two MIPS words

s E (e	exponent)	F (fraction)
1 bit	11 bits	20 bits
F (fraction continued)		

32 bits

## **IEEE 754 FP Standard**

- Most (all?) computers these days conform to the IEEE 754 floating point standard (-1)<sup>sign</sup> x (1+F) x 2<sup>E-bias</sup>
  - Formats for both single and double precision
  - F is stored in normalized format where the msb in F is 1 (so there is no need to store it!) – called the hidden bit
  - 1+F = significand
  - To simplify sorting FP numbers, E comes before F in the word and E is represented in excess (biased) notation where the bias is -127 (-1023 for double precision) so the most negative is 00000001
     = 2<sup>1-127</sup> = 2<sup>-126</sup> and the most positive is 11111110 = 2<sup>254-127</sup> = 2<sup>+127</sup>
- Examples (in normalized format)

  - $\bullet$  1.0<sub>2</sub> x 2<sup>-1</sup> =
  - $\bullet$  0.75<sub>10</sub> x 2<sup>4</sup> =

## **IEEE 754 FP Standard**

- Most (all?) computers these days conform to the IEEE 754 floating point standard (-1)<sup>sign</sup> x (1+F) x 2<sup>E-bias</sup>
  - Formats for both single and double precision
  - F is stored in normalized format where the msb in F is 1 (so there is no need to store it!) – called the hidden bit
  - 1+F is called the significand
  - To simplify sorting FP numbers, E comes before F in the word and E is represented in excess (biased) notation where the bias is -127 (-1023 for double precision) so the most negative is 00000001 = 2<sup>1-127</sup> = 2<sup>-126</sup> and the most positive is 11111110 = 2<sup>254-127</sup> = 2<sup>+127</sup>
- Examples (in normalized format)

  - Largest+: 0 11111110 1.111111111111111111111 = 2-2-23 x 2254-127

Irwin CSE431 PSU

## **IEEE 754 FP Standard Encoding**

- Special encodings are used to represent unusual events
  - ± infinity for division by zero
  - NaN (not a number) for the results of invalid operations such as 0/0
  - True zero is the bit string all zero

Single Precision		Double Precision		Object Represented
E (8)	F (23)	E (11)	F (52)	
0000 0000	0	0000 0000	0	true zero (0)
0000 0000	nonzero	0000 0000	nonzero	± denormalized number
0111 1111 to +127,-126	anything	01111111 to +1023,-1022	anything	± floating point number
1111 1111	+ 0	1111 1111	- 0	± infinity
1111 1111	nonzero	1111 1111	nonzero	not a number (NaN)

5DV118 20121119 t:3 sl:23 Irwin CSE431 PSU

## **Support for Accurate Arithmetic**

- □ IEEE 754 FP rounding modes
  - Always round up (toward +∞)
  - Always round down (toward -∞)
  - Truncate
  - Round to nearest even (when the Guard || Round || Sticky are 100) – always creates a 0 in the least significant (kept) bit of F
- Rounding (except for truncation) requires the hardware to include extra F bits during calculations
  - Guard bit used to provide one F bit when shifting left to normalize a result (e.g., when normalizing F after division or subtraction)
  - Round bit used to improve rounding accuracy
  - Sticky bit used to support Round to nearest even; is set to a 1 whenever a 1 bit shifts (right) through it (e.g., when aligning F during addition/subtraction)

## **Floating Point Addition**

Addition (and subtraction)

$$(\pm F1 \times 2^{E1}) + (\pm F2 \times 2^{E2}) = \pm F3 \times 2^{E3}$$

- Step 0: Restore the hidden bit in F1 and in F2
- Step 1: Align fractions by right shifting F2 by E1 E2 positions (assuming E1 ≥ E2) keeping track of (three of) the bits shifted out in G R and S
- Step 2: Add the resulting F2 to F1 to form F3
- Step 3: Normalize F3 (so it is in the form 1.XXXXX ...)
  - If F1 and F2 have the same sign → F3 ∈ [1,4) → 1 bit right shift F3 and increment E3 (check for overflow)
  - If F1 and F2 have different signs → F3 may require many left shifts each time decrementing E3 (check for underflow)
- Step 4: Round F3 and possibly normalize F3 again
- Step 5: Rehide the most significant bit of F3 before storing the result

Irwin CSE431 PSU

## Floating Point Addition Example

Add

$$(0.5 = 1.0000 \times 2^{-1}) + (-0.4375 = -1.1100 \times 2^{-2})$$

- Step 0:
- Step 1:
- Step 2:

- Step 3:
- Step 4:
- Step 5:

## Floating Point Addition Example

Add

$$(0.5 = 1.0000 \times 2^{-1}) + (-0.4375 = -1.1100 \times 2^{-2})$$

- Step 0: Hidden bits restored in the representation above
- Step 1: Shift significand with the smaller exponent (1.1100) right until its exponent matches the larger exponent (so once)
- Step 2: Add significands
   1.0000 + (-0.111) = 1.0000 0.111 = 0.001
- Step 3: Normalize the sum, checking for exponent over/underflow  $0.001 \times 2^{-1} = 0.010 \times 2^{-2} = .. = 1.000 \times 2^{-4}$
- Step 4: The sum is already rounded, so we're done
- Step 5: Rehide the hidden bit before storing

## **Floating Point Multiplication**

#### Multiplication

$$(\pm F1 \times 2^{E1}) \times (\pm F2 \times 2^{E2}) = \pm F3 \times 2^{E3}$$

- Step 0: Restore the hidden bit in F1 and in F2
- Step 1: Add the two (biased) exponents and subtract the bias from the sum, so E1 + E2 – 127 = E3
  - also determine the sign of the product (which depends on the sign of the operands (most significant bits))
- Step 2: Multiply F1 by F2 to form a double precision F3
- Step 3: Normalize F3 (so it is in the form 1.XXXXX ...)
  - Since F1 and F2 come in normalized → F3 ∈ [1,4) → 1 bit right shift
     F3 and increment E3
  - Check for overflow/underflow
- Step 4: Round F3 and possibly normalize F3 again
- Step 5: Rehide the most significant bit of F3 before storing the result

Irwin CSE431 PSU

## Floating Point Multiplication Example

Multiply

$$(0.5 = 1.0000 \times 2^{-1}) \times (-0.4375 = -1.1100 \times 2^{-2})$$

- Step 0:
- Step 1:

- Step 2:
- Step 3:
- Step 4:
- Step 5:

## Floating Point Multiplication Example

Multiply

$$(0.5 = 1.0000 \times 2^{-1}) \times (-0.4375 = -1.1100 \times 2^{-2})$$

- Step 0: Hidden bits restored in the representation above
- Step 1: Add the exponents (not in bias would be -1 + (-2) = -3 and in bias would be (-1+127) + (-2+127) 127 = (-1 -2) + (127+127-127) = -3 + 127 = 124
- Step 2: Multiply the significands
   1.0000 x 1.110 = 1.110000
- Step 3: Normalized the product, checking for exp over/underflow
   1.110000 x 2<sup>-3</sup> is already normalized
- Step 4: The product is already rounded, so we're done
- Step 5: Rehide the hidden bit before storing

## **MIPS Floating Point Instructions**

■ MIPS has a separate Floating Point Register File (\$£0, \$£1, ..., \$£31) (whose registers are used in pairs for double precision values) with special instructions to load to and store from them

```
lwc1 $f1,54($s2) $f1 = Memory[$s2+54]
swc1 $f1,58($s4) $memory[$s4+58] = $f1
```

■ And supports IEEE 754 single

```
add.s $f2,$f4,$f6  #$f2 = $f4 + $f6
```

and double precision operations

```
add.d $f2,$f4,$f6 #$f2||$f3 = $f4||$f5 + $f6||$f7
```

similarly for sub.s, sub.d, mul.s, mul.d, div.s,
div.d

## **MIPS Floating Point Instructions, Con't**

And floating point single precision comparison operations

where x may be eq, neq, lt, le, gt, ge

and double precision comparison operations

And floating point branch operations

## **Frequency of Common MIPS Instructions**

□ Only included those with >3% and >1%

	SPECint	SPECfp
addu	5.2%	3.5%
addiu	9.0%	7.2%
or	4.0%	1.2%
sll	4.4%	1.9%
lui	3.3%	0.5%
lw	18.6%	5.8%
SW	7.6%	2.0%
lbu	3.7%	0.1%
ped	8.6%	2.2%
bne	8.4%	1.4%
slt	9.9%	2.3%
slti	3.1%	0.3%
sltu	3.4%	0.8%

	SPECint	SPECfp
add.d	0.0%	10.6%
sub.d	0.0%	4.9%
mul.d	0.0%	15.0%
add.s	0.0%	1.5%
sub.s	0.0%	1.8%
mul.s	0.0%	2.4%
l.d	0.0%	17.5%
s.d	0.0%	4.9%
1.s	0.0%	4.2%
S.S	0.0%	1.1%
lhu	1.3%	0.0%