\\ \title{
5DV118\\ \title{
5DV118 \\ Computer Organization and Architecture Umeå University Department of Computing Science
}

Stephen J. Hegner

## Topic 2: Instructions <br> Part C: Control Flow

These slides are mostly taken verbatim, or with minor changes, from those prepared by
Mary Jane Irwin (www.cse.psu.edu/~mji) of The Pennsylvania State University [Adapted from Computer Organization and Design, $4^{\text {th }}$ Edition, Patterson \& Hennessy, © 2008, MK]

## Key to the Slides

$\square$ The source of each slide is coded in the footer on the right side:

- Irwin CSE331 = slide by Mary Jane Irwin from the course CSE331 (Computer Organization and Design) at Pennsylvania State University.
- Irwin CSE431 = slide by Mary Jane Irwin from the course CSE431 (Computer Architecture) at Pennsylvania State University.
- Hegner UU = slide by Stephen J. Hegner at Umeå University.


## Review: R Format Instructions

$\square \mathrm{R}$ format | op | rs | rt | rd | shamt | funct |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 6 bits | 5 bits | 5 bits | 5 bits | 5 bits |$.$| bits |
| :--- |

$\square$ Arithmetic instructions

$$
\text { add \$t0, \$s1, \$s2 } ـ \quad \text { sub } \$ t 0, \$ s 1, \$ s 2
$$

| $0 \times 00$ | 17 | 18 | 8 | 0 | $0 \times 20$ |
| :---: | ---: | ---: | ---: | ---: | :--- |
| add |  |  |  |  |  |
| $0 \times 00$ | 17 | 18 | 8 | 0 | $0 \times 22$ |
| sub |  |  |  |  |  |

$$
\text { sll \$t0, \$s1, } 4 \text { srl \$t0, \$s1, } 4 \text { sra \$t0, \$s1, } 4
$$

| $0 \times 00$ |  | 17 | 8 | 4 | $0 \times 00$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| sll |  |  |  |  |  |
| $0 \times 00$ |  | 17 | 8 | 4 | $0 \times 02$ |
| srl |  |  |  |  |  |
| $0 \times 00$ |  | 17 | 8 | 4 | $0 \times 03$ |
| sra |  |  |  |  |  |

and \$t0, \$s1, \$s2 or \$t0, \$s1, \$s2 nor \$t0, \$s1, \$s2

## Review: I Format Instructions

## 

- Data transfer instructions

- Immediate instructions




## MIPS Control Flow Instructions

$\square$ MIPS conditional branch instructions:
bne $\$ s 0, \$ s 1$, Lbl \#go to Lbl if $\$ s 0 \neq \$ s 1$
beq $\$ s 0, \$ s 1$, Lbl \#go to Lbl if $\$ s 0=\$ s 1$

- Ex: if (i==j) h = i + j;

```
bne $s0, $s1, Lbl1
add $s3, $s0, $s1
```

Lbl1:

- Instruction Format (I format):

| op | rs | rt | 16-bit value |
| :---: | :---: | :---: | :---: |
| $0 \times 05$ 16 17 $? ? ?$ |  |  |  |$.$| n |
| :--- |

$\square$ How is the branch destination address specified?

## Specifving Branch Destinations

$\square$ Could specify the memory address of the branch target - but that would require a 32-bit field

- Could use a "base" register and add to it the 16-bit offset

- which register?
- Instruction Address Register (PC = program counter) - its use is automatically implied by branch
- PC gets updated (PC+4) during the Fetch cycle so that it holds the address of the next instruction
- limits the branch distance to
$-2^{15}$ to $+2^{15}-1$ instr's from the (instruction after the) branch
- but most branches are local anyway


## Disassembling Branch Destinations

- The contents of the updated PC (PC+4) is
- added to the 16 bit branch offset;
- which is converted into a 32-bit value by concatenating two low-order zeros to make it a word address;
- and then sign-extending those 18 bits from the low order 16 bits of the branch instruction.
$\square$ The result is written into the PC if the branch condition is true as part of the Exec cycle - before the next Fetch cycle



## Offset Tradeoffs

$\square$ Why not just store the word offset in the low order 16 bits? Then the two low order zeros wouldn't have to be concatenated, it would be less confusing, ...

- That would limit the branch distance to $-2^{13}$ to $+2^{13}-1$ instructions from the (instruction after the) branch
$\square$ And concatenating the two zero bits costs us very little in additional hardware and has no impact on the clock cycle time


## Assembling Branches Example

- Assembly code

$$
\begin{aligned}
& \text { bne } \$ s 0, \$ s 1, \text { Lbl1 } \\
& \text { add } \$ s 3, \$ s 0, \$ s 1
\end{aligned}
$$

Lbl1:

- Machine Format of bne:

$\square$ Remember
- After the bne instruction is fetched, the PC is updated so that it is addressing the add instruction
- The offset (plus 2 low-order zeros) is sign-extended and added to the (updated) PC


## Assembling Branches Example

- Assembly code

$$
\begin{aligned}
& \text { bne } \$ s 0, \$ s 1, \text { Lbl1 } \\
& \text { add } \$ s 3, \$ s 0, \$ s 1
\end{aligned}
$$

Lbl1:

- Machine Format of bne:

$\square$ Remember
- After the bne instruction is fetched, the PC is updated so that it is addressing the add instruction
- The offset (plus 2 low-order zeros) is sign-extended and added to the (updated) PC


## In Support of Branch Instructions

- We have beq, bne, but what about other kinds of branches (e.g., branch-if-less-than)? For this, we need yet another instruction, slt
$\square$ Set on less than instruction:

$$
\begin{array}{lll}
\text { slt } \$ t 0, \$ s 0, \$ s 1 & \# \text { if } \$ s 0<\$ s 1 & \text { then } \\
& \# \text { \$t0 }=1 & \text { else } \\
& \# \text { \$t0 }=0 &
\end{array}
$$

- Instruction format (R format):

| $0 \times 00$ | 16 | 17 | 8 |  | $0 \times 24$ |
| :---: | :---: | :---: | :---: | :---: | :---: |

- Alternate versions of slt

$$
\begin{array}{ll}
\text { slti } \$ t 0, \$ s 0,25 & \# \text { if } \$ s 0<25 \text { then } \$ t 0=1 \ldots \\
\text { sltu } \$ t 0, \$ s 0, \$ s 1 & \# \text { if } \$ s 0<\$ 1 \text { then } \$ t 0=1 \ldots \\
\text { sltiu } \$ t 0, \$ s 0,25 & \# \text { if } \$ s 0<25 \text { then } \$ t 0=1 \ldots
\end{array}
$$

## More Branch Instructions

$\square$ Can use slt, beq, bne, and the fixed value of 0 in register \$zero to create other conditions

- less than
blt \$s1, \$s2, Label
- less than or equal to
- greater than
- great than or equal to

$$
\begin{aligned}
& \text { ble } \$ \mathrm{~s} 1, \$ \mathrm{~s} 2, ~ L a b e l \\
& \text { bgt } \$ \mathrm{~s} 1, ~ \$ \mathrm{~s} 2, ~ L a b e l \\
& \text { bge } \$ \mathrm{~s} 1, ~ \$ s 2, ~ L a b e l
\end{aligned}
$$

$\square$ Such branches are included in the instruction set as pseudo instructions - recognized (and expanded) by the assembler

- Its why the assembler needs a reserved register (\$at)


## More Branch Instructions

$\square$ Can use slt, beq, bne, and the fixed value of 0 in register \$ zero to create other conditions

- less than blt \$s1, \$s2, Label

```
slt $at, $s1, $s2 #$at set to 1 if
bne $at, $zero, Label #$s1 < $s2
```

- less than or equal to ble \$s1, \$s2, Label
- greater than bgt \$s1, \$s2, Label
- great than or equal to bge \$s1, \$s2, Label
$\square$ Such branches are included in the instruction set as pseudo instructions - recognized (and expanded) by the assembler
- It is why the assembler needs a reserved register (\$at)


## Another Instruction for Changing Flow

$\square$ MIPS also has an unconditional branch instruction or jump instruction:
j L.bl \#go to L.bl

- Example:

$$
\begin{aligned}
& \text { if } \quad \begin{array}{l}
(i!=j) \\
h=i+j ;
\end{array} \\
& \text { else } \begin{array}{l}
h=i-j ;
\end{array}
\end{aligned}
$$

beq \$s0, \$s1, Else add \$s3, \$s0, \$s1
j Exit
Else: sub \$s3, \$s0, \$s1
Exit:

## Assembling Jumps

- Instruction:
j Lbl \#go to L.bl
- Machine Format (J format):

$\square$ How is the jump destination address specified?
- As an absolute address formed by
- concatenating 00 as the 2 low-order bits to make it a word address
- concatenating the upper 4 bits of the current PC (now PC+4)


## Disassembling Jumo Destinations

- The low-order 26 bits of the jump instruction is converted into a 32-bit jump destination address by
- concatenating two low-order zeros to create an 28 bit (word) address and then concatenating the upper 4 bits of the current PC (now PC+4) to create a 32 bit (word) address that is put into the PC prior to the next Fetch cycle
from the low order 26 bits of the jump instruction



## Branching Far Away

$\square$ What if the branch destination is further away than can be captured in 16 bits?
$\square$ The assembler comes to the rescue - it inserts an unconditional jump to the branch target and inverts the condition

$$
\text { beq } \$ s 0, \$ s 1, \mathrm{~L} 1
$$

becomes

$$
\begin{array}{llll}
\text { bne } & \$ s 0, & \$ s 1, & L 2 \\
j & L 1
\end{array}
$$

L2:

## Assembling Branches and Jumps

$\square$ Assemble the MIPS machine code for the following code sequence. Assume that the addr of the beq instr is $0 \times 00400020_{\text {bex }}$

|  | beq | $\$ s 0$, | $\$ s 1$, |
| :--- | :--- | :--- | :--- |
|  | add | $\$ s 3$, | $\$ s 0$, |
|  | $j$ | Exit |  |
| Else: | sub | $\$ s 3, \$ s 0$, | $\$ s 1$ |
| Exit: | $\ldots$ |  |  |

## Assembling Branches and Jumps

$\square$ Assemble the MIPS machine code for the following code sequence. Assume that the addr of the beq instr is $0 \times 00400020_{\text {nex }}$

|  | beq | $\$ s 0, \$ s 1$, | Else |
| :--- | :--- | :--- | :--- |
|  | add | $\$ s 3, \$ s 0$, | $\$ s 1$ |
| Else: | jub | Exit | $\$ s 3, \$ s 0, \$ s 1$ |
| Exit: | $\cdots$ |  |  |

$0 \times 00400020$
0x00400024
$0 \times 00400028$

| 4 | 16 | 17 |  | 2 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 16 | 17 | 19 | 0 | 0x20 |
| 2 | 00 | 100 | . | 0 | $1 \mathrm{OO}_{2}$ |
| jmp dst $=(0 x 0) 0 \times 04000300_{2}\left(00_{2}\right)$ |  |  |  |  |  |
| $\boldsymbol{\pi}=0 \times 00400030$ |  |  |  |  |  |
| 0 | 16 | 17 | 19 | 0 | 0x22 |

## Compiling While Loops

$\square$ Compile the assembly code for the C while loop where i is in $\$ \mathrm{~s} 0, \mathrm{j}$ is in $\$ \mathrm{~s} 1$, and k is in $\$ \mathrm{~s} 2$

$$
\begin{gathered}
\text { while (i!=k) } \\
i=i+j ;
\end{gathered}
$$

$\square$ Basic block - A sequence of instructions without branches (except at the end) and without branch targets (except at the beginning)

## Compiling While Loops

$\square$ Compile the assembly code for the C while loop where i is in $\$ \mathrm{~s} 0, \mathrm{j}$ is in $\$ \mathrm{~s} 1$, and k is in $\$ \mathrm{~s} 2$

$$
\begin{gathered}
\text { while (i!=k) } \\
i=i+j ;
\end{gathered}
$$

| Loop: | beq | $\$ s 0$, | $\$ s 2$, |
| :--- | :--- | :--- | :--- |
|  | Exit |  |  |
|  | add | $\$ s 0$, | $\$ s 0$, |
|  | j | Loop |  |

```
Exit:
```

- Basic block - A sequence of instructions without branches (except at the end) and without branch targets (except at the beginning)


## Compiling Another While Loop

$\square$ Compile the assembly code for the C while loop where i is in $\$ s 0, \mathrm{k}$ is in $\$ \mathrm{~s} 1$, and the base address of the array save is in $\$ \mathrm{~s} 2$

$$
\begin{gathered}
\text { while (save[i] }==\mathrm{k}) \\
\text { i }+=1 ;
\end{gathered}
$$

## Compiling Another While Loop

$\square$ Compile the assembly code for the C while loop where i is in $\$ \mathrm{~s} 0, \mathrm{k}$ is in $\$ \mathrm{~s} 1$, and the base address of the array save is in $\$ \mathrm{~s} 2$

$$
\begin{gathered}
\text { while (save[i] }==\text { k) } \\
\text { i }+=1 ;
\end{gathered}
$$



## Yet Another Instruction for Changing Flow

$\square$ Most higher level languages have case or switch statements allowing the code to select one of many alternatives depending on a single value

- Instruction:
jr \$t1 \#go to address in \$t1
- Machine format ( R format):



## Compiling a Case (Switch) Statement

switch (k)

$$
\begin{array}{llll}
\text { case } 0: & h=i+j ; & \text { break; } & / * k=0 * / \\
\text { case } 1: & h=i+h ; & \text { break; } & / * k=1 * / \\
\text { case } 2: & h=i-j ; & \text { break; } & / * k=2 * /
\end{array}
$$

$\square$ Assume three sequential words in memory starting at the address in \$t4 have the addresses of the labels L0, L1, and L2 and k is in $\$ \mathrm{~s} 2$

|  | add | \$t1, | \$s2, \$s2 | \#\$t1 $=2 * \mathrm{k}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | add | \$t1, | \$t1, \$t1 | \#\$t1 $=4 * \mathrm{k}$ |  |
|  | add | \$t1, | \$t1, \$t4 | \#\$t1 = addr of | JumpT[k] |
|  | lw | \$t0, | 0 (\$t1) | \#\$t0 = JumpT[k] |  |
|  | jr | \$t0 |  | \#jump based on | \$t0 |
| L0: | add | \$s3, | \$s0, \$s1 | \#k=0 so h=i+j |  |
|  | j | Exit |  |  |  |
| L1: | add | \$s3, | \$s0, \$s3 | \#k=1 so $\mathrm{h}=\mathrm{i}+\mathrm{h}$ |  |
|  | j | Exit |  |  |  |
| L2: | sub | \$s3, | \$s0, \$s1 | \#k=2 so $\mathrm{h}=\mathrm{i}-\mathrm{j}$ |  |

## Programming Styles

$\square$ Procedures (subroutines, functions) allow the programmer to structure programs making them

- easier to understand and debug and
- allowing code to be reused
$\square$ Procedures allow the programmer to concentrate on one portion of the code at a time
- parameters act as barriers between the procedure and the rest of the program and data, allowing the procedure to be passed values (arguments) and to return values (results)


## Six Steps in Execution of a Procedure

1. Main routine (caller) places parameters in a place where the procedure (callee) can access them

- \$a0-\$a3: four argument registers

2. Caller transfers control to the callee
3. Callee acquires the storage resources needed
4. Callee performs the desired task
5. Callee places the result value in a place where the caller can access it

- $\quad \$ \mathrm{v} 0-\$ \mathrm{v}$ : two value registers for result values

6. Callee returns control to the caller

- \$ra: one return address register to return to the point of origin


## Review: MIPS Register Naming Convention

| Nick Name | Register Number | Usage | Preserve on call? |
| :---: | :---: | :---: | :---: |
| \$zero | 0 | constant 0 (hardware) | n.a. |
| \$at | 1 | reserved for assembler | n.a. |
| \$v0 - \$v1 | 2-3 | returned values | no |
| \$a0-\$a3 | 4-7 | arguments | yes |
| \$t0-\$t7 | 8-15 | temporaries | no |
| \$s0-\$s7 | 16-23 | saved values | yes |
| \$t8-\$t9 | 24-25 | temporaries | no |
| \$k0 - \$k1 | 26-27 | reserved for OS | n.a. |
| \$gp | 28 | global pointer | yes |
| \$sp | 29 | stack pointer | yes |
| \$fp | 30 | frame pointer | yes |
| \$ra | 31 | return addr (hardware) | yes |

## Instruction for Calling a Procedure

$\square$ MIPS procedure call instruction:
jal ProcAddress \#jump and link

- Saves PC+4 in register \$ra as the link to the following instruction to set up the procedure return
$\square$ Machine format (J format):

- Then can do procedure return with just
jr \$ra \#return


## Basic Procedure Flow

$\square$ For a procedure that computes the GCD of two values $i$ (in $\$ \mathrm{t} 0$ ) and j (in $\$ \mathrm{t} 1$ )

$$
\operatorname{gcd}(i, j) ;
$$

$\square$ The caller puts the $i$ and $j$ (the parameters values) in \$a0 and \$a1 and issues a
jal gcd \#jump to routine gcd
$\square$ The callee computes the GCD, puts the result in $\$ \mathrm{v} 0$, and returns control to the caller using

```
gcd:
jr $ra
    #code to compute gcd
#return
```


## Spilling Reaisters

$\square$ What if the callee needs to use more registers than allocated to argument and return values?

- callee uses a stack - a last-in-first-out queue


O One of the general registers, $\$ \mathrm{sp}$ (\$29), is used to address the stack (which "grows" from high address to low address)

- add data onto the stack - push

$$
\begin{aligned}
& \$ \mathrm{sp}=\$ \mathrm{sp}-4 \\
& \text { data on stack at new } \$ \mathrm{sp}
\end{aligned}
$$

- remove data from the stack - pop

$$
\begin{aligned}
& \text { data from stack at } \$ \mathrm{sp} \\
& \$ \mathrm{sp}=\$ \mathrm{sp}+4
\end{aligned}
$$

## Allocating Space on the Stack


$\square$ The segment of the stack containing a procedure's saved registers and local variables is its procedure frame (aka activation record)

- The frame pointer (\$ fp) points to the first word of the frame of a procedure providing a stable "base" register for the procedure
- \$fp is initialized using \$sp on a call and $\$ s p$ is restored using $\$ \mathrm{fp}$ on a return


## Allocating Space on the Heap

$\square$ There is a static data segment area for storing constants and other static variables (e.g., arrays)
$\square$ And a dynamic data segment (aka heap) area for structures that grow and shrink (e.g., linked lists)

- Allocate space on the heap with malloc () and free it with free () in C



## Compiling a C Leaf Procedure

$\square$ Leaf procedures are ones that do not call other procedures. Give the MIPS assembler code for int leaf_ex (int $g$, int $h, i n t i, i n t ~ j)$ \{ int f;
$\mathrm{f}=(\mathrm{g}+\mathrm{h})-(i+j)$;
return f; \}
where $g$, h, i, and j are in \$a0, \$a1, \$a2, \$a3

## Compiling a C Leaf Procedure

$\square$ Leaf procedures are ones that do not call other procedures. Give the MIPS assembler code for int leaf ex (int $g$, int $h$, int i, int j) \{ int f;
$\mathrm{f}=(\mathrm{g}+\mathrm{h})-(i+j) ;$ return f; \}
where $g$, h, i, and j are in $\$ a 0, \$ a 1, \$ a 2, \$ a 3$

| leaf_ex: | addi | $\$ s p, \$ s p,-8$ | \#make stack room |  |
| ---: | :--- | :--- | :--- | :--- |
|  | sw | $\$ t 1,4(\$ s p)$ | \#save $\$ t 1$ on stack |  |
|  | sw | $\$ t 0,0(\$ s p)$ | \#save $\$ t 0$ on stack |  |
|  | add | $\$ t 0, \$ a 0, \$ a 1$ |  |  |
|  | add | $\$ t 1, \$ a 2, \$ a 3$ |  |  |
|  | sub | $\$ v 0, \$ t 0, \$ t 1$ |  |  |
|  | $l w$ | $\$ t 0,0(\$ s p)$ | \#restore $\$ t 0$ |  |
|  | $l w$ | $\$ t 1,4(\$ s p)$ | \#restore $\$ t 1$ |  |
|  | addi | $\$ s p, \$ s p, 8$ | \#adjust stack ptr |  |
|  | $j r$ | $\$ r a$ |  |  |

## Nested Procedures

$\square$ What happens to return addresses with nested procedures?

```
int rt_1 (int i) {
    if (i == 0) return 0;
    else return rt_2(i-1); }
```


rt_2:

## Nested Procedures Outcome

$$
\begin{aligned}
& \text { caller: jal rt_1 } \\
& \text { next: } \\
& \text { rt_1: bne \$a0, \$zero, to_2 }
\end{aligned}
$$

$$
\begin{aligned}
& \begin{array}{ll}
\text { jal } & r t{ }^{2}{ }^{2} \\
j r & \$ r a
\end{array} \\
& \text { rt_2: }
\end{aligned}
$$

$\square$ On the call to rt_1, the return address (next in the caller routine) gets stored in \$ra. What happens to the value in $\$$ ra (when i $!=0$ ) when rt_1 makes a call to rt_2?

## Saving the Return Address. Part 1

$\square$ Nested procedures (i passed in $\$ \mathrm{a} 0$, return value in $\$ \mathrm{v} 0$ )


Save the return address (and arguments) on the stack

## Saving the Return Address. Part 1

$\square$ Nested procedures (i passed in \$a0, return value in \$v0)

$\square$
$\square$ Save the return address (and arguments) on the stack

## Saving the Return Address. Part 2

$\square$ Nested procedures (i passed in \$a0, return value in $\$ v 0$ )


$\square$
$\square$ Save the return address (and arguments) on the stack

## Saving the Return Address. Part 2

$\square$ Nested procedures (i passed in \$a0, return value in $\$ v 0$ )

$\square$ Save the return address (and arguments) on the stack

## Compiling a Recursive Procedure

$\square$ A procedure for calculating factorial

## int fact (int n) \{

if ( $n<1$ ) return 1;
else return (n * fact (n-1)); \}
$\square$ A recursive procedure (one that calls itself!)
fact (0) $=1$
fact $(1)=1$ * $1=1$
fact (2) $=2$ * 1 * $1=2$
fact $(3)=3 * 2 * 1 * 1=6$
fact $(4)=4 * 3 * 2 * 1 * 1=24$
$\square$ Assume $n$ is passed in $\$ a 0$; result returned in $\$ v 0$

## Compiling a Recursive Procedure

fact: addi \$sp, \$sp, -8
sw \$ra, 4(\$sp)
sw \$a0, 0(\$sp)
slti \$t0, \$a0, 1
beq \$t0, \$zero, L1
addi \$v0, \$zero, 1
addi \$sp, \$sp, 8
jr \$ra
L1: addi \$a0, \$a0, -1 jal fact
\#this is where fact returns
$\begin{array}{rll}b k \_f: & l w & \$ a 0, \\ l w(\$ s p) \\ & \text { lw } & \$ r a, \\ & 4(\$ s p) \\ & \text { mul } & \$ s p, \\ & \$ s p, 8 \\ & \text { jr } & \$ r a, \\ & \$ a 0, & \$ v 0\end{array}$
\#restore argument n
\#restore return address
\#adjust stack pointer
\#\$v0 = n * fact (n-1)
\#return to caller (2 ${ }^{\text {nd }}$ )

## A Look at the Stack for $\$ \mathrm{a} 0=2$. Part 1


$\square$ $\$ \mathrm{~V} 0$

- Stack state after execution of the first encounter with jal (second call to fact routine with $\$ \mathrm{a} 0$ now holding 1)
- saved return address to caller routine (i.e., location in the main routine where first call to fact is made) on the stack
- saved original value of $\$ a 0$ on the stack


## A Look at the Stack for $\$ \mathrm{a} 0=2$. Part 1


$\square$ $\$ \mathrm{~V} 0$

- Stack state after execution of the first encounter with jal (second call to fact routine with \$a0 now holding 1)
- saved return address to caller routine (i.e., location in the main routine where first call to fact is made) on the stack
- saved original value of $\$ a 0$ on the stack


## A Look at the Stack for $\$ \mathrm{a} 0=2$. Part 2



- Stack state after execution of the second encounter with jal (third call to fact routine with \$a0 now holding 0)
- save return address of instruction in caller routine (instruction after jal) on the stack
- save previous value of $\$ a 0$ on the stack
$\square$
$\square$
$\square$ $\$ \mathrm{~V} 0$


## A Look at the Stack for $\$ \mathrm{a} 0=2$. Part 2



- Stack state after execution of the second encounter with jal (third call to fact routine with \$a0 now holding 0)
- saved return address of instruction in caller routine (instruction after jal) on the stack
- saved previous value of \$a0 on the stack
$\square$
\$ra
$\square$ $\$ \mathrm{aO}$


## A Look at the Stack for $\$ a 0=2$. Part 3



- Stack state after execution of the first encounter with the first jr (\$v0 initialized to 1)
- stack pointer updated to point to third call to fact
$\square$ \$ra
$\square$ \$a0
$\square$ $\$ \mathrm{~V} 0$


## A Look at the Stack for $\$ a 0=2$. Part 3

| old TOS |
| :---: |
| caller rt addr |
| $\$ \mathrm{aO}=2$ |
| bk f |
| $\$ \mathrm{aO}=1$ |
| bk f |
| $\$ \mathrm{aO}=0$ |
|  |

- Stack state after execution of the first encounter with the first jr (\$v0 initialized to 1)
- stack pointer updated to point to third call to fact
$\square$
bk f \$ra
$\square$
0
$\$ a 0$
$\square$ $\$ \mathrm{~V} 0$


## A Look at the Stack for $\$ \mathrm{aO}=2$. Part 4


$\square$
$\square$
$\square$ \$v0

- Stack state after execution of the first encounter with the second jr (return from fact routine after updating \$v0 to 1 * 1)
- return address to caller routine (bk_f in fact routine) restored to \$ra from the stack
- previous value of $\$ a 0$ restored from the stack
- stack pointer updated to point to second call to fact


## A Look at the Stack for $\$ 20=2$. Part 4


$\square$ \$ra

- Stack state after execution of the first encounter with the second jr (return from fact routine after updating $\$ \mathrm{v} 0$ to 1 * 1)
- return address to caller routine ( $b \mathrm{k} \_\mathrm{f}$ in fact routine) restored to $\$$ ra from the stack
- previous value of $\$ 20$ restored from the stack
- stack pointer updated to point to second call to fact


## A Look at the Stack for $\$ a 0=2$. Part 5


$\square$ \$ra

$\square$ \$v0

- Stack state after execution of the second encounter with the second jr (return from fact routine after updating $\$ \mathrm{v} 0$ to 2 * 1 * 1)
- return address to caller routine (main routine) restored to \$ra from the stack
- original value of $\$ \mathrm{a} 0$ restored from the stack
- stack pointer updated to point to first call to fact


## A Look at the Stack for $\$ a 0=2$. Part 5


caller. rt addr \$ra


- Stack state after execution of the second encounter with the second jr (return from fact routine after updating \$v0 to 2 * 1 * 1)
- return address to caller routine (main routine) restored to \$ra from the stack
- original value of $\$ \mathrm{a} 0$ restored from the stack
- stack pointer updated to point to first call to fact


## Review: MIPS Instructions, so far

| Category | Instr | OpC | Example | Meaning |
| :---: | :---: | :---: | :---: | :---: |
| Arithmetic (R \& I format) | add | 0 \& 20 | add \$s1, \$s2, \$s3 | \$s1 = \$s2 + \$ s3 |
|  | subtract | 0 \& 22 | sub \$s1, \$s2, \$s3 | \$s1 = \$s2-\$s3 |
|  | add immediate | 8 | addi \$s1, \$s2, 4 | \$ s1 = \$s2 + 4 |
|  | shift left logical | 0 \& 00 | sll \$s1, \$s2, 4 | \$s1 = \$s2 << 4 |
|  | shift right logical | 0 \& 02 | srl \$s1, \$s2, 4 | \$s1 = \$s2 >> 4 (fill with zeros) |
|  | shift right arithmetic | 0 \& 03 | sra \$s1, \$s2, 4 | \$s1 = \$s2 >> 4 (fill with sign bit) |
|  | and | 0 \& 24 | and \$s1, \$s2, \$s3 | \$s1 = \$s2 \& \$ s3 |
|  | or | 0 \& 25 | or \$s1, \$s2, \$s3 | \$s1 = \$ ${ }^{\text {2 \| }}$ \$ ${ }^{\text {3 }}$ |
|  | nor | 0 \& 27 | nor \$s1, \$s2, \$s3 | \$s1 = not (\$s2 \| \$ s3) |
|  | and immediate | C | and \$s1, \$s2, ff00 | \$s1 = \$s2 \& 0xff00 |
|  | or immediate | d | or \$s1, \$s2, ff00 | \$s1 = \$s2 \| 0xff00 |

## Review: MIPS Instructions, so far

| Category | Instr | OpC | Example | Meaning |
| :---: | :---: | :---: | :---: | :---: |
| Data transfer (I format) | load word | 23 | Iw \$s1, 100(\$s2) | \$s1 = Memory(\$s2+100) |
|  | store word | 2b | sw \$s1, 100(\$s2) | Memory (\$s2+100) = \$s1 |
| Cond. branch (I \& R format) | br on equal | 4 | beq \$s1, \$s2, L | if (\$s1==\$s2) go to L |
|  | br on not equal | 5 | bne \$s1, \$s2, L | if (\$s1 !=\$s2) go to L |
|  | set on less than immediate | a | $\begin{aligned} & \text { slti } \\ & 100 \end{aligned}$ | $\begin{aligned} & \text { if }(\$ s 2<100) \$ s 1=1 \text {; } \\ & \text { else } \quad \$ s 1=0 \end{aligned}$ |
|  | set on less than | 0 \& 2 a | slt \$s1, \$s2, \$s3 | $\begin{aligned} & \text { if }(\$ s 2<\$ s 3) \$ s 1=1 \text {; } \\ & \text { else } \$ s 1=0 \end{aligned}$ |
| Uncond. jump | jump | 2 | 2500 | go to 10000 |
|  | jump register | 0 \& 08 | jr \$t1 | go to \$t1 |
|  | jump and link | 3 | jal 2500 | go to 10000; \$ra=PC+4 |

## Review: MIPS R3000 ISA

- Instruction Categories
- Load/Store
- Computational
- Jump and Branch
- Floating Point
- coprocessor
- Memory Management
- Special


## Registers


PC
$\square$

- 3 Instruction Formats: all 32 bits wide

| 6 bits | 5 bits | 5 bits | 5 bits | 5 bits | 6 bits | R format |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OP | rs | rt | rd | shamt | funct |  |
| OP | rs | rt | 16 bit number |  |  | \| format |
| OP | 26 bit jump target |  |  |  |  | J format |

## Atomic Exchange Support

$\square$ Need hardware support for synchronization mechanisms to avoid data races where the results of the program can change depending on how events happen to occur

- Two memory accesses from different threads to the same location, and at least one is a write
$\square$ Atomic exchange (atomic swap) - interchanges a value in a register for a value in memory atomically, i.e., as one operation (instruction)
- Implementing an atomic exchange would require both a memory read and a memory write in a single, uninterruptable instruction.
An alternative is to have a pair of specially configured instructions

$$
\begin{array}{ll}
l l & \$ t 1, \\
\text { sc } & (\$ \mathrm{~s} 1) \\
\hline
\end{array}
$$

\#load linked
\#store conditional

## Atomic Exchange with 11 and sc

- If the contents of the memory location specified by the 11 are changed before the sc to the same address occurs, the sc fails (returns a zero)
- Swap \$s4 and memory(\$s1):

```
try: add $t0, $zero, $s4
    ll $t1, 0($s1)
    sc $t0, 0($s1)
beq $t0, $zero, try
add $s4, $zero, $t1
```

```
#$t0=$s4 (exchange value)
#load memory value to $t1
#try to store exchange
#value to memory, if fail
#$tO will be 0
#try again on failure
#load value in $s4
```

$\square$ If the value in memory between the 11 and the sc instructions changes, then sc returns a 0 in $\$$ to causing the code sequence to try again.

## Review: MIPS R3000 ISA

- Instruction Categories
- Load/Store
- Computational
- Jump and Branch
- Floating Point
- coprocessor
- Memory Management
- Special


## Registers



- 3 Instruction Formats: all 32 bits wide

| 6 bits | 5 bits | 5 bits | 5 bits | 5 bits | 6 bits |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OP | rs | rt | rd | shamt | funct | R format |
| OP | rs | rt | 16 bit number |  |  | I format |
| OP | 26 bit jump target |  |  |  |  | $J$ format |

## Addressing Modes Illustrated

1. Register addressing

2. Immediate addressing

| op | rs | rt | operand |
| :--- | :--- | :--- | :--- |

4. PC-relative addressing

5. Pseudo-direct addressing


## MIPS Organization So Far



